summaryrefslogtreecommitdiffstats
path: root/drivers/clk/starfive
Commit message (Expand)AuthorAgeFilesLines
*-. Merge branches 'clk-bindings', 'clk-starfive', 'clk-rm', 'clk-renesas' and 'c...Stephen Boyd2023-08-3010-31/+1240
|\ \
| | * clk: Explicitly include correct DT includesRob Herring2023-07-191-1/+0
| |/ |/|
| * clk: starfive: Simplify .determine_rate()Christophe JAILLET2023-07-191-8/+2
| * clk: starfive: Add StarFive JH7110 Video-Output clock driverXingyu Wu2023-07-193-0/+248
| * clk: starfive: Add StarFive JH7110 Image-Signal-Process clock driverXingyu Wu2023-07-194-0/+247
| * clk: starfive: Add StarFive JH7110 System-Top-Group clock driverEmil Renner Berthing2023-07-193-0/+182
| * clk: starfive: jh7110-sys: Add PLL clocks source from DTSXingyu Wu2023-07-192-22/+45
| * clk: starfive: Add StarFive JH7110 PLL clock driverXingyu Wu2023-07-193-0/+516
|/
* clk: starfive: Fix RESET_STARFIVE_JH7110 can't be selected in a specified caseHal Feng2023-05-021-4/+1
* clk: starfive: Delete the redundant dev_set_drvdata() in JH7110 clock driversHal Feng2023-04-172-4/+0
* clk: starfive: Avoid casting iomem pointersStephen Boyd2023-04-131-3/+12
* clk: starfive: Add StarFive JH7110 always-on clock driverEmil Renner Berthing2023-04-053-0/+168
* clk: starfive: Add StarFive JH7110 system clock driverEmil Renner Berthing2023-04-054-0/+514
* clk: starfive: Rename "jh7100" to "jh71x0" for the common codeEmil Renner Berthing2023-04-054-406/+418
* clk: starfive: Rename clk-starfive-jh7100.h to clk-starfive-jh71x0.hEmil Renner Berthing2023-04-054-3/+3
* clk: starfive: Factor out common JH7100 and JH7110 codeEmil Renner Berthing2023-04-055-326/+342
* clk: starfive: Replace SOC_STARFIVE with ARCH_STARFIVEHal Feng2023-04-051-3/+3
* clk: starfive: Add JH7100 audio clock driverEmil Renner Berthing2022-03-103-0/+179
* clk: starfive: jh7100: Support more clock typesEmil Renner Berthing2022-03-102-0/+41
* clk: starfive: jh7100: Make hw clock implementation reusableEmil Renner Berthing2022-03-102-89/+104
* clk: starfive: jh7100: Handle audio_div clock properlyEmil Renner Berthing2022-03-101-1/+67
* clk: starfive: jh7100: Don't round divisor up twiceEmil Renner Berthing2022-03-101-11/+3
* clk: starfive: Add JH7100 clock generator driverGeert Uytterhoeven2021-12-163-0/+701
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 21:54:42 +0000