summaryrefslogtreecommitdiffstats
path: root/drivers/clk/tegra/clk-pll.c
Commit message (Expand)AuthorAgeFilesLines
* clk: tegra: Enable hardware control of PLLEJim Lin2014-05-221-1/+32
* clk: tegra: Fix wrong value written to PLLE_AUXTuomas Tynkkynen2014-05-161-1/+1
* clk: tegra: Staticize local variables in clk-pll.cSachin Kamat2013-12-191-6/+6
* clk: tegra: fix __clk_lookup() return value checksWei Yongjun2013-11-281-4/+4
* clk: tegra: Do not print errors for clk_round_rate()Thierry Reding2013-11-281-6/+3
* clk: tegra: Add support for PLLSSPeter De Schrijver2013-11-261-2/+121
* clk: tegra: move fields to tegra_clk_pll_paramsPeter De Schrijver2013-11-261-79/+59
* clk: tegra: use pll_ref as the pll_e parentPeter De Schrijver2013-11-261-3/+5
* clk: tegra: move some PLLC and PLLXC init to clk-pll.cPeter De Schrijver2013-11-261-4/+91
* clk: tegra: Fix clock rate computationThierry Reding2013-11-261-0/+2
* clk: tegra: PLLE spread spectrum controlPeter De Schrijver2013-11-261-1/+29
* clk: tegra: Use override bits when neededPeter De Schrijver2013-06-111-33/+49
* clk: tegra: fix pllre initilizationPeter De Schrijver2013-06-111-2/+1
* clk: tegra: allow PLL m,n,p init from SoC filesPeter De Schrijver2013-06-111-27/+33
* clk: tegra: pllc and pllxc should use pdiv_mapPeter De Schrijver2013-06-111-80/+82
* clk: tegra: Add new fields and PLL types for Tegra114Peter De Schrijver2013-04-041-0/+839
* clk: tegra: move from a lock bit idx to a lock maskPeter De Schrijver2013-04-041-3/+3
* clk: tegra: Add PLL post divider tablePeter De Schrijver2013-04-041-6/+32
* clk: tegra: introduce TEGRA_PLL_HAS_LOCK_ENABLEPeter De Schrijver2013-04-041-0/+5
* clk: tegra: Add TEGRA_PLL_BYPASS flagPeter De Schrijver2013-04-041-4/+8
* clk: tegra: Refactor PLL programming codePeter De Schrijver2013-04-041-101/+161
* clk: tegra: add Tegra specific clocksPrashant Gaikwad2013-01-281-0/+648
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 08:56:23 +0000