summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: qcom: mmcc-msm8974: fix terminating of frequency table arraysGabor Juhos2024-04-131-0/+2
* clk: qcom: mmcc-apq8084: fix terminating of frequency table arraysGabor Juhos2024-04-131-0/+2
* clk: qcom: gcc-ipq8074: fix terminating of frequency table arraysGabor Juhos2024-04-131-0/+2
* clk: qcom: gdsc: Add support to update GDSC transition delayTaniya Das2024-03-262-6/+28
* clk: hisilicon: hi3519: Release the correct number of gates in hi3519_clk_unr...Christophe JAILLET2024-03-261-1/+1
* clk: qcom: dispcc-sdm845: Adjust internal GDSC wait timesKonrad Dybcio2024-03-261-0/+2
* clk: qcom: reset: Ensure write completion on reset de/assertionKonrad Dybcio2024-03-261-1/+6
* clk: qcom: reset: Commonize the de/assert functionsKonrad Dybcio2024-03-261-13/+9
* clk: qcom: reset: support resetting multiple bitsRobert Marko2024-03-262-2/+3
* clk: qcom: reset: Allow specifying custom reset delayStephan Gerhold2024-03-262-1/+4
* clk: mmp: pxa168: Fix memory leak in pxa168_clk_init()Kuan-Wei Chiu2024-02-231-0/+3
* clk: hi3620: Fix memory leak in hi3620_mmc_clk_init()Kuan-Wei Chiu2024-02-231-1/+3
* clk: rockchip: rk3128: Fix HCLK_OTG gate registerWeihao Li2024-01-251-1/+1
* clk: qcom: ipq8074: drop the CLK_SET_RATE_PARENT flag from PLL clocksKathiravan Thirumoorthy2023-11-281-6/+0
* clk: scmi: Free scmi_clk allocated when the clocks with invalid info are skippedSudeep Holla2023-11-201-0/+1
* clk: mediatek: clk-mt2701: Add check for mtk_alloc_clk_dataJiasheng Jiang2023-11-201-0/+8
* clk: mediatek: clk-mt6797: Add check for mtk_alloc_clk_dataJiasheng Jiang2023-11-201-0/+6
* clk: npcm7xx: Fix incorrect kfreeJonathan Neuschäfer2023-11-201-1/+1
* clk: keystone: pll: fix a couple NULL vs IS_ERR() checksDan Carpenter2023-11-201-6/+9
* clk: qcom: clk-rcg2: Fix clock rate overflow for high parent frequenciesDevi Priya2023-11-201-10/+4
* clk: tegra: fix error return case for recalc_rateTimo Alho2023-10-101-1/+1
* clk: qcom: gcc-mdm9615: use proper parent for pll0_vote clockDmitry Baryshkov2023-09-231-1/+1
* clk: sunxi-ng: Modify mismatched function nameZhang Jianhua2023-09-231-1/+1
* drivers: clk: keystone: Fix parameter judgment in _of_pll_clk_init()Minjie Du2023-09-231-1/+1
* treewide: Remove uninitialized_var() usageKees Cook2023-08-111-1/+1
* clk: tegra20: fix gcc-7 constant overflow warningArnd Bergmann2023-05-301-14/+14
* clk: rockchip: rk3399: allow clk_cifout to force clk_cifout_src to reparentQuentin Schulz2023-05-171-1/+1
* clk: add missing of_node_put() in "assigned-clocks" property parsingClément Léger2023-05-171-2/+10
* clk: HI655X: select REGMAP instead of depending on itRandy Dunlap2023-03-221-1/+1
* clk: Honor CLK_OPS_PARENT_ENABLE in clk_core_is_enabled()Chen-Yu Tsai2023-03-111-0/+11
* clk: st: Fix memory leak in st_of_quadfs_setup()Xiu Jianfeng2023-01-181-2/+3
* clk: socfpga: use clk_hw_register for a5/c5Dinh Nguyen2023-01-183-15/+22
* clk: socfpga: clk-pll: Remove unused variable 'rc'Lee Jones2023-01-181-2/+1
* clk: samsung: Fix memory leak in _samsung_clk_register_pll()Xiu Jianfeng2023-01-181-0/+1
* clk: rockchip: Fix memory leak in rockchip_clk_register_pll()Xiu Jianfeng2023-01-181-0/+1
* clk: bcm2835: Make peripheral PLLC criticalMaxime Ripard2022-10-261-1/+1
* clk: ti: dra7-atl: Fix reference leak in of_dra7_atl_clk_probeMiaoqian Lin2022-10-261-3/+6
* clk: bcm2835: fix bcm2835_clock_rate_from_divisor declarationStefan Wahren2022-10-261-3/+3
* clk: tegra20: Fix refcount leak in tegra20_clock_initMiaoqian Lin2022-10-261-0/+1
* clk: tegra: Fix refcount leak in tegra114_clock_initMiaoqian Lin2022-10-261-0/+1
* clk: tegra: Fix refcount leak in tegra210_clock_initMiaoqian Lin2022-10-261-0/+1
* clk: berlin: Add of_node_put() for of_get_parent()Liang He2022-10-262-2/+9
* clk: oxnas: Hold reference returned by of_get_parent()Liang He2022-10-261-2/+4
* clk: iproc: Do not rely on node name for correct PLL setupFlorian Fainelli2022-10-051-4/+8
* clk: core: Fix runtime PM sequence in clk_core_unprepare()Chen-Yu Tsai2022-09-151-2/+1
* Revert "clk: core: Honor CLK_OPS_PARENT_ENABLE for clk gate ops"Stephen Boyd2022-09-151-28/+0
* clk: core: Honor CLK_OPS_PARENT_ENABLE for clk gate opsChen-Yu Tsai2022-09-151-0/+28
* clk: qcom: ipq8074: dont disable gcc_sleep_clk_srcRobert Marko2022-08-251-0/+1
* clk: qcom: ipq8074: set BRANCH_HALT_DELAY flag for UBI clocksRobert Marko2022-08-251-0/+10
* clk: qcom: ipq8074: fix NSS port frequency tablesRobert Marko2022-08-251-0/+8
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 05:21:13 +0000