summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: qcom: mmcc-msm8974: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+2
* clk: qcom: mmcc-apq8084: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+2
* clk: qcom: gcc-ipq9574: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+1
* clk: qcom: gcc-ipq8074: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+2
* clk: qcom: gcc-ipq6018: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+2
* clk: qcom: gcc-ipq5018: fix terminating of frequency table arraysGabor Juhos2024-04-031-0/+3
* clk: qcom: gcc-sdm845: Add soft dependency on rpmhpdAmit Pundir2024-04-031-0/+1
* clk: zynq: Prevent null pointer dereference caused by kmalloc failureDuoming Zhou2024-03-261-5/+3
* clk: Fix clk_core_get NULL dereferenceBryan O'Donoghue2024-03-261-0/+3
* clk: qcom: gcc-ipq5018: fix register offset for GCC_UBI0_AXI_ARES resetGabor Juhos2024-03-261-1/+1
* clk: qcom: gcc-ipq5018: fix 'halt_reg' offset of 'gcc_pcie1_pipe_clk'Gabor Juhos2024-03-261-1/+1
* clk: qcom: gcc-ipq5018: fix 'enable_reg' offset of 'gcc_gmac0_sys_clk'Gabor Juhos2024-03-261-1/+1
* clk: imx: imx8mp: Fix SAI_MCLK_SEL definitionShengjiu Wang2024-03-261-3/+8
* clk: mediatek: mt7981-topckgen: flag SGM_REG_SEL as criticalDaniel Golle2024-03-261-2/+3
* clk: mediatek: mt8183: Correct parent of CLK_INFRA_SSPM_32K_SELFChen-Yu Tsai2024-03-261-1/+1
* clk: mediatek: mt7622-apmixedsys: Fix an error handling path in clk_mt8135_ap...Christophe JAILLET2024-03-261-1/+0
* clk: mediatek: mt8135: Fix an error handling path in clk_mt8135_apmixed_probe()Christophe JAILLET2024-03-261-1/+3
* clk: hisilicon: hi3559a: Fix an erroneous devm_kfree()Christophe JAILLET2024-03-261-1/+0
* clk: hisilicon: hi3519: Release the correct number of gates in hi3519_clk_unr...Christophe JAILLET2024-03-261-1/+1
* clk: qcom: dispcc-sdm845: Adjust internal GDSC wait timesKonrad Dybcio2024-03-261-0/+2
* clk: renesas: r9a07g04[34]: Use SEL_SDHI1_STS status configuration for SD1 muxClaudiu Beznea2024-03-262-2/+2
* clk: renesas: r8a779f0: Correct PFC/GPIO parent clockGeert Uytterhoeven2024-03-261-1/+1
* clk: renesas: r8a779g0: Correct PFC/GPIO parent clocksGeert Uytterhoeven2024-03-261-5/+6
* clk: qcom: reset: Ensure write completion on reset de/assertionKonrad Dybcio2024-03-261-1/+6
* clk: qcom: reset: Commonize the de/assert functionsKonrad Dybcio2024-03-261-13/+9
* clk: meson: Add missing clocks to axg_clk_regmapsIgor Prusov2024-03-261-0/+2
* clk: samsung: exynos850: Propagate SPI IPCLK rate changeSam Protsenko2024-03-261-16/+17
* clk: imx: clk-imx8qxp: fix LVDS bypass, pixel and phy clocksAlexander Stein2024-02-051-4/+20
* clk: imx: scu: Fix memory leak in __imx_clk_gpr_scu()Kuan-Wei Chiu2024-02-051-1/+3
* clk: mmp: pxa168: Fix memory leak in pxa168_clk_init()Kuan-Wei Chiu2024-02-051-0/+3
* clk: hi3620: Fix memory leak in hi3620_mmc_clk_init()Kuan-Wei Chiu2024-02-051-1/+3
* clk: qcom: dispcc-sm8550: Use the correct PLL configuration functionKonrad Dybcio2024-01-251-2/+2
* clk: qcom: dispcc-sm8550: Update disp PLL settingsKonrad Dybcio2024-01-251-0/+8
* clk: qcom: gpucc-sm8550: Update GPU PLL settingsKonrad Dybcio2024-01-251-3/+3
* clk: qcom: gcc-sm8550: Mark RCGs shared where applicableKonrad Dybcio2024-01-251-43/+43
* clk: qcom: gcc-sm8550: use collapse-voting for PCIe GDSCsKonrad Dybcio2024-01-251-0/+8
* clk: qcom: gcc-sm8550: Mark the PCIe GDSCs votableKonrad Dybcio2024-01-251-4/+4
* clk: qcom: gcc-sm8550: Add the missing RETAIN_FF_ENABLE GDSC flagKonrad Dybcio2024-01-251-8/+8
* clk: si5341: fix an error code problem in si5341_output_clk_set_rateSu Hui2024-01-251-3/+1
* clk: rs9: Fix DIF OEn bit placement on 9FGV0241Marek Vasut2024-01-251-1/+1
* drivers: clk: zynqmp: update divider round rate logicJay Buddhabhatti2024-01-251-61/+5
* drivers: clk: zynqmp: calculate closest mux rateJay Buddhabhatti2024-01-251-1/+1
* clk: sp7021: fix return value check in sp7021_clk_probe()Yang Yingliang2024-01-251-6/+6
* clk: qcom: videocc-sm8150: Add missing PLL config propertySatya Priya Kakitapalli2024-01-251-0/+1
* clk: renesas: rzg2l: Check reset monitor registersClaudiu Beznea2024-01-251-15/+44
* clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset()Claudiu Beznea2024-01-251-23/+15
* clk: qcom: gpucc-sm8150: Update the gpu_cc_pll1 configSatya Priya Kakitapalli2024-01-251-2/+2
* Merge tag 'v6.7-rockchip-clkfixes1' of git://git.kernel.org/pub/scm/linux/ker...Stephen Boyd2023-12-132-15/+10
|\
| * clk: rockchip: rk3128: Fix SCLK_SDMMC's clock nameAlex Bee2023-11-281-1/+1
| * clk: rockchip: rk3128: Fix aclk_peri_src's parentFinley Xiao2023-11-281-13/+7
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-06 03:20:40 +0000