summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: aspeed: Fix APLL calculate formula from ast2600-A2Ryan Chen2021-03-041-10/+27
* clk: qcom: gcc-msm8998: Fix Alpha PLL type for all GPLLsAngeloGioacchino Del Regno2021-03-041-50/+50
* clk: sunxi-ng: h6: Fix clock divider range on some clocksAndre Przywara2021-03-041-4/+4
* clk: sunxi-ng: h6: Fix CEC clockAndre Przywara2021-03-041-1/+1
* clk: meson: clk-pll: propagate the error from meson_clk_pll_set_rate()Martin Blumenstingl2021-03-041-2/+3
* clk: meson: clk-pll: make "ret" a signed integerMartin Blumenstingl2021-03-041-1/+2
* clk: meson: clk-pll: fix initializing the old rate (fallback) for a PLLMartin Blumenstingl2021-03-041-1/+1
* clk: sunxi-ng: mp: fix parent rate change flag checkJernej Skrabec2021-02-171-1/+1
* clk: tegra30: Add hda clock default rates to clock driverPeter Geis2021-01-271-0/+2
* clk: tegra: Do not return 0 on failureNicolin Chen2020-12-301-2/+2
* clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9Terry Zhou2020-12-301-2/+2
* clk: ingenic: Fix divider calculation with div tablesPaul Cercueil2020-12-301-4/+10
* clk: sunxi-ng: Make sure divider tables have sentinelJernej Skrabec2020-12-302-0/+2
* clk: s2mps11: Fix a resource leak in error handling paths in the probe functionChristophe JAILLET2020-12-301-0/+1
* clk: at91: sam9x60: remove atmel,osc-bypass supportAlexandre Belloni2020-12-301-5/+1
* clk: ti: Fix memleak in ti_fapll_synth_setupZhang Qilong2020-12-301-2/+9
* clk: tegra: Fix duplicated SE clock entryDmitry Osipenko2020-12-302-1/+2
* clk: meson: Kconfig: fix dependency for G12AKevin Hilman2020-12-301-0/+1
* clk: renesas: r9a06g032: Drop __packed for portabilityGeert Uytterhoeven2020-12-301-1/+1
* clk: ti: clockdomain: fix static checker warningTero Kristo2020-11-051-0/+2
* clk: imx8mq: Fix usdhc parents orderAbel Vesa2020-10-291-2/+2
* clk: bcm2835: add missing release if devm_clk_hw_register failsNavid Emamdoost2020-10-291-1/+3
* clk: at91: clk-main: update key before writing AT91_CKGR_MORClaudiu Beznea2020-10-291-3/+8
* clk: mediatek: add UART0 clock supportHanks Chen2020-10-291-0/+2
* clk: rockchip: Initialize hw to error to avoid undefined behaviorStephen Boyd2020-10-291-1/+1
* clk: keystone: sci-clk: fix parsing assigned-clock data during probeTero Kristo2020-10-291-1/+1
* clk: qcom: gcc-sdm660: Fix wrong parent_mapKonrad Dybcio2020-10-291-1/+1
* clk: meson: g12a: mark fclk_div2 as criticalStefan Agner2020-10-291-0/+11
* clk: samsung: exynos4: mark 'chipid' clock as CLK_IGNORE_UNUSEDMarek Szyprowski2020-10-071-2/+2
* clk: tegra: Always program PLL_E when enabledThierry Reding2020-10-071-3/+0
* clk: socfpga: stratix10: fix the divider for the emac_ptp_free_clkDinh Nguyen2020-10-071-1/+1
* clk: imx: Fix division by zero warning on pfdv2Anson Huang2020-10-011-0/+6
* clk: stratix10: use do_div() for 64-bit calculationDinh Nguyen2020-10-011-1/+3
* clk/ti/adpll: allocate room for terminating nullStephen Kitt2020-10-011-9/+2
* clk: rockchip: Fix initialization of mux_pll_src_4plls_pNathan Chancellor2020-09-231-1/+1
* clk: davinci: Use the correct size when allocating memoryChristophe JAILLET2020-09-231-1/+1
* clk: bcm2835: Do not use prediv with bcm2711's PLLsNicolas Saenz Julienne2020-08-211-4/+21
* clk: clk-atlas6: fix return value check in atlas6_clk_init()Xu Wang2020-08-211-1/+1
* clk: qcom: gcc-sdm660: Fix up gcc_mss_mnoc_bimc_axi_clkKonrad Dybcio2020-08-211-0/+3
* clk: qcom: clk-alpha-pll: remove unused/incorrect PLL_CAL_VALJonathan Marek2020-08-211-2/+0
* clk: qcom: gcc: fix sm8150 GPU and NPU clocksJonathan Marek2020-08-211-2/+6
* clk: actions: Fix h_clk for Actions S500 SoCCristian Ciocaltea2020-08-211-1/+1
* clk: bcm63xx-gate: fix last clock availabilityÁlvaro Fernández Rojas2020-08-191-0/+1
* clk: scmi: Fix min and max rate when registering clocks with discrete ratesSudeep Holla2020-08-191-3/+19
* clk: qcom: clk-rpmh: Wait for completion when enabling clocksMike Tipton2020-08-191-2/+13
* clk: qcom: gcc: Add missing UFS clocks for SM8150Vinod Koul2020-07-221-0/+84
* clk: qcom: gcc: Add GPU and NPU clocks for SM8150Vinod Koul2020-07-221-0/+64
* clk: AST2600: Add mux for EMMC clockEddie James2020-07-221-8/+41
* clk: mvebu: ARMADA_AP_CPU_CLK needs to select ARMADA_AP_CP_HELPERNathan Chancellor2020-07-221-0/+1
* clk: sifive: allocate sufficient memory for struct __prci_dataVincent Chen2020-06-301-1/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-01 06:36:55 +0000