summaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core/hdm.c
Commit message (Expand)AuthorAgeFilesLines
* cxl/hdm: Fix dpa translation lockingDan Williams2023-12-071-2/+1
* cxl/hdm: Fix a benign lockdep splatDave Jiang2023-11-221-0/+2
* cxl/hdm: Remove broken error pathDan Williams2023-10-311-17/+2
* cxl/hdm: Fix && vs || bugDan Carpenter2023-10-311-1/+1
* Merge branch 'for-6.7/cxl-commited' into cxl/nextDan Williams2023-10-311-3/+4
|\
| * cxl: Add cxl_decoders_committed() helperDave Jiang2023-10-271-3/+4
* | Merge branch 'for-6.7/cxl-rch-eh' into cxl/nextDan Williams2023-10-311-29/+19
|\ \ | |/ |/|
| * cxl/hdm: Use stored Component Register mappings to map HDM decoder capabilityRobert Richter2023-10-271-29/+19
| * cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter2023-10-271-1/+1
* | cxl/memdev: Fix sanitize vs decoder setup lockingDan Williams2023-10-061-0/+19
|/
* Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams2023-06-251-2/+2
|\
| * cxl/core/regs: Add @dev to cxl_register_mapRobert Richter2023-06-251-2/+2
* | cxl/hdm: Default CXL_DEVTYPE_DEVMEM decoders to CXL_DECODER_DEVMEMDan Williams2023-06-251-9/+26
* | cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Dan Williams2023-06-251-5/+6
|/
* cxl/hdm: Add more HDM decoder debug messages at startupDan Williams2023-04-181-0/+12
* cxl/port: Scan single-target ports for decodersDan Williams2023-04-181-2/+3
* cxl/hdm: Use 4-byte reads to retrieve HDM decoder base+limitDan Williams2023-04-181-7/+13
* cxl/hdm: Fail upon detecting 0-sized decodersDan Williams2023-04-181-3/+12
* cxl/hdm: Extend DVSEC range register emulation for region enumerationDan Williams2023-04-041-5/+22
* cxl/hdm: Limit emulation to the number of range registersDan Williams2023-04-041-36/+46
* cxl/hdm: Skip emulation when driver manages mem_enableDan Williams2023-04-041-13/+18
* cxl/hdm: Fix double allocation of @cxlhdmDan Williams2023-04-041-28/+6
* Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams2023-02-141-11/+108
|\
| * cxl/hdm: Add emulation when HDM decoders are not committedDave Jiang2023-02-141-0/+29
| * cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang2023-02-141-10/+48
| * cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang2023-02-141-3/+33
* | tools/testing/cxl: Define a fixed volatile configuration to parseDan Williams2023-02-101-1/+2
* | cxl/region: Add region autodiscoveryDan Williams2023-02-101-0/+11
* | cxl/port: Split endpoint and switch port probeDan Williams2023-02-101-3/+8
|/
* cxl: update names for interleave ways conversion macrosDave Jiang2022-12-051-3/+3
* cxl: update names for interleave granularity conversion macrosDave Jiang2022-12-051-3/+3
* cxl/pci: Prepare for mapping RAS Capability StructureDan Williams2022-12-031-1/+2
* cxl/port: Limit the port driver to just the HDM Decoder CapabilityDan Williams2022-12-031-14/+18
* cxl/hdm: Fix skip allocations vs multiple pmem allocationsDan Williams2022-08-051-1/+10
* cxl/region: Move HPA setup to cxl_region_attach()Dan Williams2022-08-051-24/+2
* cxl/hdm: Fix DPA reservation vs cxl_endpoint_decoder lifetimeDan Williams2022-08-011-2/+5
* cxl/hdm: Commit decoder state to hardwareDan Williams2022-07-251-0/+227
* cxl/region: Enable the assignment of endpoint decoders to regionsDan Williams2022-07-251-1/+14
* cxl/port: Move dport tracking to an xarrayDan Williams2022-07-211-2/+4
* cxl/hdm: Add support for allocating DPA to an endpoint decoderDan Williams2022-07-211-0/+180
* cxl/hdm: Track next decoder to allocateDan Williams2022-07-211-0/+15
* cxl/hdm: Add 'mode' attribute to decoder objectsDan Williams2022-07-211-0/+10
* cxl/hdm: Enumerate allocated DPADan Williams2022-07-211-11/+134
* cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams2022-07-211-3/+6
* cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams2022-07-211-12/+21
* cxl/hdm: Initialize decoder type for memory expander devicesDan Williams2022-07-101-5/+11
* cxl/mem: Add a debugfs version of 'iomem' for DPA, 'dpamem'Dan Williams2022-07-101-0/+25
* cxl/hdm: Require all decoders to be enumeratedBen Widawsky2022-07-091-9/+3
* cxl: Introduce cxl_to_{ways,granularity}Dan Williams2022-07-091-26/+9
* cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams2022-07-091-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-29 12:33:55 +0000