summaryrefslogtreecommitdiffstats
path: root/drivers/cxl/core
Commit message (Expand)AuthorAgeFilesLines
* cxl/memdev: Only show sanitize sysfs files when supportedDavidlohr Bueso2023-07-282-1/+63
* cxl: Fix one kernel-doc commentYang Li2023-06-291-1/+1
* Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams2023-06-256-84/+239
|\
| * cxl/port: Store the downstream port's Component Register mappings in struct c...Robert Richter2023-06-251-0/+11
| * cxl/port: Store the port's Component Register mappings in struct cxl_portRobert Richter2023-06-251-0/+27
| * cxl/pci: Early setup RCH dport component registers from RCRBRobert Richter2023-06-251-0/+7
| * cxl/regs: Remove early capability checks in Component Register setupRobert Richter2023-06-251-8/+0
| * cxl/port: Remove Component Register base address from struct cxl_dportRobert Richter2023-06-251-1/+0
| * cxl/pci: Refactor component register discovery for reuseTerry Bowman2023-06-251-0/+77
| * cxl/core/regs: Add @dev to cxl_register_mapRobert Richter2023-06-252-8/+14
| * cxl: Rename 'uport' to 'uport_dev'Dan Williams2023-06-253-53/+60
| * cxl: Rename member @dport of struct cxl_dport to @dport_devRobert Richter2023-06-252-12/+12
| * cxl/rch: Prepare for caching the MMIO mapped PCIe AER capabilityDan Williams2023-06-253-5/+8
| * cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter2023-06-253-9/+35
* | Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams2023-06-255-6/+141
|\ \
| * | cxl/pci: Find and register CXL PMU devicesJonathan Cameron2023-05-305-0/+88
| * | cxl: Add functions to get an instance of / count regblocks of a given typeJonathan Cameron2023-05-301-6/+53
| |/
* | Merge branch 'for-6.5/cxl-region-fixes' into for-6.5/cxlDan Williams2023-06-251-39/+63
|\ \
| * | cxl/region: Fix state transitions after reset failureDan Williams2023-06-251-11/+15
| * | cxl/region: Flag partially torn down regions as unusableDan Williams2023-06-251-0/+12
| * | cxl/region: Move cache invalidation before region teardown, and before setupDan Williams2023-06-251-29/+37
| |/
* | Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxlDan Williams2023-06-258-262/+302
|\ \
| * | Revert "cxl/port: Enable the HDM decoder capability for switch ports"Dan Williams2023-06-251-23/+4
| * | cxl/memdev: Formalize endpoint port linkageDan Williams2023-06-253-5/+6
| * | cxl/region: Manage decoder target_type at decoder-attach timeDan Williams2023-06-251-0/+12
| * | cxl/hdm: Default CXL_DEVTYPE_DEVMEM decoders to CXL_DECODER_DEVMEMDan Williams2023-06-251-9/+26
| * | cxl/port: Rename CXL_DECODER_{EXPANDER, ACCELERATOR} => {HOSTONLYMEM, DEVMEM}Dan Williams2023-06-253-9/+10
| * | cxl/memdev: Make mailbox functionality optionalDan Williams2023-06-252-1/+10
| * | cxl/mbox: Move mailbox related driver state to its own data structureDan Williams2023-06-252-150/+163
| * | cxl/regs: Clarify when a 'struct cxl_register_map' is input vs outputDan Williams2023-06-251-4/+4
| |/
* | Merge branch 'for-6.5/cxl-fwupd' into for-6.5/cxlDan Williams2023-06-251-0/+308
|\ \
| * | cxl: add a firmware update mechanism using the sysfs firmware loaderVishal Verma2023-06-251-0/+308
* | | Merge branch 'for-6.5/cxl-background' into for-6.5/cxlDan Williams2023-06-252-1/+199
|\ \ \ | |_|/ |/| |
| * | cxl/mem: Support Secure EraseDavidlohr Bueso2023-06-252-1/+33
| * | cxl/mem: Wire up Sanitization supportDavidlohr Bueso2023-06-252-0/+122
| * | cxl/mbox: Add sanitization handling machineryDavidlohr Bueso2023-06-251-0/+10
| * | cxl/mem: Introduce security state sysfs fileDavidlohr Bueso2023-06-251-0/+33
| |/
| * cxl/mbox: Add background cmd handling machineryDavidlohr Bueso2023-05-231-1/+2
* | cxl: Explicitly initialize resources when media is not readyDave Jiang2023-05-261-6/+11
|/
* cxl/port: Fix NULL pointer access in devm_cxl_add_port()Robert Richter2023-05-191-4/+3
* cxl: Move cxl_await_media_ready() to before capacity info retrievalDave Jiang2023-05-181-5/+10
* cxl: Wait Memory_Info_Valid before access memory related infoDave Jiang2023-05-181-9/+76
* cxl/port: Enable the HDM decoder capability for switch portsDan Williams2023-05-181-4/+23
* cxl: Add missing return to cdat read error pathDave Jiang2023-05-131-0/+1
* Merge tag 'cxl-for-6.4' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl/cxlLinus Torvalds2023-04-309-107/+793
|\
| * Merge branch 'for-6.3/cxl-autodetect-fixes' into for-6.4/cxlDan Williams2023-04-233-14/+40
| |\
| | * cxl/hdm: Add more HDM decoder debug messages at startupDan Williams2023-04-181-0/+12
| | * cxl/port: Scan single-target ports for decodersDan Williams2023-04-181-2/+3
| | * cxl/core: Drop unused io-64-nonatomic-lo-hi.hDan Williams2023-04-182-2/+0
| | * cxl/hdm: Use 4-byte reads to retrieve HDM decoder base+limitDan Williams2023-04-181-7/+13
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-13 05:28:19 +0000