summaryrefslogtreecommitdiffstats
path: root/drivers/dma-buf/sw_sync.c
Commit message (Expand)AuthorAgeFilesLines
* dma-buf/sw_sync: Avoid recursive lock during fence signalRob Clark2023-08-231-9/+9
* dma-buf/sw_sync: Replace all non-returning strlcpy with strscpyAzeem Shaikh2023-05-241-1/+1
* compat_ioctl: move more drivers to compat_ptr_ioctlArnd Bergmann2019-10-231-1/+1
* dma-buf/sw_sync: Synchronize signal vs syncpt freeChris Wilson2019-08-131-9/+7
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282Thomas Gleixner2019-06-051-10/+1
* dma-buf: explicitely note that dma-fence-chains use 64bit seqnoChristian König2019-04-161-1/+1
* dma-buf: make fence sequence numbers 64 bit v2Christian König2018-12-071-1/+1
* dma-fence: Make ->wait callback optionalDaniel Vetter2018-07-031-1/+0
* dma-buf/sw_sync: Fix kerneldoc warningsChris Wilson2018-02-191-3/+3
* dma-buf/sw_sync: fix document of sw_sync_create_fence_dataShawn Guo2018-01-301-2/+2
* dma-buf/sw_sync: force signal all unsignaled fences on dying timelineDominik Behr2017-09-081-1/+9
* dma-buf/sw_sync: clean up list before signaling the fenceGustavo Padovan2017-07-311-1/+11
* dma-buf/sw_sync: move timeline_fence_ops aroundGustavo Padovan2017-07-311-69/+69
* dma-buf/sw-sync: Use an rbtree to sort fences in the timelineChris Wilson2017-06-291-6/+43
* dma-buf/sw-sync: Fix locking around sync_timeline listsChris Wilson2017-06-291-29/+19
* dma-buf/sw-sync: sync_pt is private and of fixed sizeChris Wilson2017-06-291-8/+4
* dma-buf/sw-sync: Reduce irqsave/irqrestore from known contextChris Wilson2017-06-291-6/+9
* dma-buf/sw-sync: Prevent user overflow on timeline advanceChris Wilson2017-06-291-0/+5
* dma-buf/sw-sync: Fix the is-signaled test to handle u32 wraparoundChris Wilson2017-06-291-1/+1
* dma-buf/sw_sync: put fence reference from the fence creationGustavo Padovan2016-11-081-1/+1
* dma-buf/sw_sync: mark sync_timeline_create() staticBaoyou Xie2016-11-081-1/+1
* dma-buf: Rename struct fence to dma_fenceChris Wilson2016-10-251-24/+24
* dma-buf/sw_sync: de-stage SW_SYNCGustavo Padovan2016-08-151-0/+375