summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/clk_mgr
Commit message (Expand)AuthorAgeFilesLines
* drm/amd/display: Cover edge-case when changing DISPCLK WDIVIDERWesley Chalmers2021-06-153-6/+69
* drm/amd/display: Revert "Fix clock table filling logic"Ilya Bakoulin2021-06-081-51/+27
* drm/amd/display: Enabling PSR support for multiple panelsMikita Lipski2021-06-081-6/+16
* drm/amd/display: Add DCN3.1 clock manager supportNicholas Kazlauskas2021-06-047-0/+1425
* drm/amd/display: Initial DC support for Beige GobyAurabindo Pillai2021-05-191-0/+7
* drm/amd/display: treat memory as a single-channel for asymmetric memory V3Hugo Hu2021-05-191-2/+46
* drm/amd/display: Handle potential dpp_inst mismatch with pipe_idxAnthony Wang2021-05-101-3/+3
* drm/amd/display: Fix clock table filling logicIlya Bakoulin2021-05-101-27/+53
* drm/amdgpu/dc: Revert commit "treat memory as a single-channel"Aric Cyr2021-05-101-46/+2
* drm/amd/display: Revert wait vblank on update dpp clockLewis Huang2021-04-281-9/+1
* drm/amd/display: Fixed typo in function name.David Galiffi2021-04-201-2/+2
* drm/amd/display: treat memory as a single-channel for asymmetric memory v2Hugo Hu2021-04-201-2/+46
* drm/amd/display: wait vblank when stream enabled and update dpp clockLewis Huang2021-04-151-1/+9
* drm/amd/display: Add dc_debug flag to disable min fclkHarry Wentland2021-04-091-2/+2
* drm/amd/display: Add debug prints for SMU messagesHarry Wentland2021-04-091-4/+25
* drm/amd/display: Disable MALL when SMU not presentChris Park2021-04-091-0/+7
* drm/amdgpu/display: fix memory leak for dimgrey cavefishAlex Deucher2021-04-091-0/+3
* drm/amd/display: hide VGH asic specific structsDmytro Laktyushkin2021-04-093-98/+148
* drm/amd/display: Populate socclk entries for dcn2.1Roman Li2021-04-091-0/+13
* drm/amd/display: DCHUB underflow counter increasing in some scenariosAric Cyr2021-03-231-1/+3
* drm/amd/display: System black screen hangs on driver loadAric Cyr2021-03-231-46/+2
* drm/amd/display: Fix typo when retrieving dppclk from UEFI configMartin Leung2021-03-231-1/+1
* drm/amd/display: treat memory as a single-channel for asymmetric memoryHugo Hu2021-03-021-2/+46
* drm/amd/display: Refactored DC interfaces to support multiple eDPJake Wang2021-03-021-4/+13
* drm/amd/display: Add null pointer check to is_dig_enabled funcMichael Strauss2021-02-021-1/+2
* Revert "drm/amd/display: Tune min clk values for MPO for RV"Pratik Vishwakarma2021-01-251-27/+3
* drm/amd/display: Enable programing of MALL watermarksBhawanpreet Lakha2021-01-211-9/+9
* drm/amd/display: Allow PSTATE chnage when no displays are enabledAric Cyr2021-01-201-2/+4
* drm/amd/display: change SMU repsonse timeout to 2sCharlene Liu2021-01-131-1/+1
* drm/amd/display: removed unnecessary check when dpp clock increasingChiawen Huang2021-01-131-2/+1
* drm/amdgpu/display: drop DCN support for aarch64Alex Deucher2021-01-051-21/+0
* drm/amd/display: always program DPPDTO unless not safe to lowerJake Wang2020-12-231-6/+5
* drm/amd/display: updated wm table for RenoirJake Wang2020-12-231-8/+8
* drm/amd/display: Update RN/VGH active display count workaroundMichael Strauss2020-12-232-16/+2
* drm/amd/display: change SMU repsonse timeout to 2s.Yongqiang Sun2020-12-231-1/+1
* drm/amd/display: updated wm table for RenoirJake Wang2020-12-151-6/+6
* drm/amd/display: Add wm table for RenoirSung Lee2020-12-081-4/+89
* drm/amd/display: Expose clk_mgr functions for reuseDmytro Laktyushkin2020-12-083-5/+15
* drm/amd/display: Init clock value by current vbios CLKsBrandon Syu2020-12-011-2/+11
* drm/amd/display: Revert update clk_mgr for vgEric Bernstein2020-12-012-14/+4
* drm/amd/display: expose clk_mgr functions for reuseEric Yang2020-11-242-4/+14
* drm/amd/display: Increase sr enter/exit in rn ddr4 watermark tableWyatt Wood2020-11-161-2/+2
* drm/amd/display: set dpp dto as per requested clk for lower case.Yongqiang Sun2020-11-161-5/+23
* drm/amd/display: Handle Unknown Result for SMU Periodic Retraining on DCN2.1Sung Lee2020-11-161-1/+2
* drm/amd/display: Program dpp dto based on actual dpp clkYongqiang Sun2020-11-161-3/+26
* drm/amd/display: check actual clock value.Yongqiang Sun2020-11-102-3/+14
* drm/amd/display: update dpp dto phase and modulo.Yongqiang Sun2020-11-101-4/+2
* drm/amd/display: Engage PSR synchronouslyKrunoslav Kovac2020-11-101-2/+3
* drm/amdgpu/display: FP fixes for DCN3.x (v4)Alex Deucher2020-11-042-1/+29
* drm/amdgpu: fold CONFIG_DRM_AMD_DC_DCN3* into CONFIG_DRM_AMD_DC_DCN (v3)Alex Deucher2020-11-042-17/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-10 07:53:05 +0000