summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn301
Commit message (Expand)AuthorAgeFilesLines
* drm/amd/display: Only allow dig mapping to pwrseq in new asicLewis Huang2024-02-221-0/+1
* drm/amd/display: Refactor INIT into component folderRevalla2024-01-033-188/+1
* drm/amd/display: Refactor OPTC into component folderParandhaman K2023-11-293-223/+1
* drm/amd/display: Refactor resource into component directoryMounika Adhuri2023-11-173-1774/+1
* drm/amd/display: Set the DML2 attribute to false in all DCNs older than versi...Rodrigo Siqueira2023-10-261-1/+2
* drm/amd/display: Refactor HWSS into component folderMounika Adhuri2023-10-095-79/+5
* drm/amd/display: set stream gamut remap matrix to MPC for DCN3+Melissa Wen2023-09-261-1/+1
* drm/amd/display: switch DC over to the new DRM logging macrosHamza Mahfooz2023-09-261-0/+2
* drm/amd/display: add more pipe resource interfacesWenjing Liu2023-08-301-0/+1
* drm/amd/display: register edp_backlight_control() for DCN301Hamza Mahfooz2023-08-301-0/+1
* drm/amd/display: rename acquire_idle_pipe_for_layer to acquire_free_pipe_as_s...Wenjing Liu2023-08-071-1/+1
* drm/amd/display: Enable 3 plane for DCN 3.01Joshua Ashton2023-07-181-3/+3
* drm/amd/display: add DCN301 specific logic for OTG programmingAurabindo Pillai2023-07-134-3/+225
* drm/amd/display: remove unused definitionYang Li2023-06-091-24/+0
* drm/amd/display: Clean FPGA code in dcQingqing Zhuo2023-06-091-7/+3
* drm/amd/display: Add visual confirm color support for MCLK switchLeo (Hanghong) Ma2023-06-091-1/+1
* drm/amd/display: Set MPC_SPLIT_DYNAMIC for DCN301Rodrigo Siqueira2023-03-221-1/+1
* drm/amd/display: remove legacy fields of dc_plane_cap structDavid Tadokoro2023-03-081-2/+0
* drm/amd/display: refactor ddc logic from dc_link_ddc to link_ddcWenjing Liu2023-01-131-1/+0
* drm/amd/display: patch cases with unknown plane state to prevent warningSwapnil Patel2023-01-031-1/+2
* drm/amd/display: Enable dp_hdmi21_pcon supportDavid Galiffi2022-12-061-0/+2
* drm/amd/display: rework macros for DWB register accessAurabindo Pillai2022-11-151-2/+3
* drm/amd/display: Have risk for memory exhaustionLongJun Tang2022-11-091-0/+1
* drm/amd/display: clean up one inconsistent indentingYang Li2022-10-061-1/+1
* drm/amd/display: Add debug option for exiting idle optimizations on cursor up...Brandon Syu2022-09-291-0/+1
* drm/amd/display: Removing 2 physPavle Kotarac2022-09-191-1/+3
* drm/amd/display: rework recent update PHY state commitWenjing Liu2022-09-191-0/+4
* drm/amd/display: Add dc_ctx to link_enc_create() parametersAurabindo Pillai2022-07-251-0/+1
* drm/amd/display: Move FPU associated DCN30 code to DML folderJasdeep Dhillon2022-05-261-0/+2
* drm/amd/display: Add pstate verification and recovery for DCN31Nicholas Kazlauskas2022-03-151-0/+1
* drm/amdgpu: move dpcs_3_0_0 headers from dcn to dpcsAlex Deucher2022-02-071-2/+2
* drm/amd/display: Wrap dcn301_calculate_wm_and_dlg for FPU.Bas Nieuwenhuizen2022-01-251-0/+11
* drm/amd/display: Correct MPC split policy for DCN301Zhan Liu2022-01-191-1/+1
* drm/amd/display: Changed pipe split policy to allow for multi-display pipe splitAngus Wang2021-12-301-1/+1
* drm/amd/display: fix function scopesIsabella Basso2021-12-132-33/+22
* drm/amd: append missing includesIsabella Basso2021-12-131-0/+2
* drm/amd/display: Enable P010 for DCN3x ASICsStylon Wang2021-12-011-1/+1
* drm/amd/display: enable seamless boot for DCN301Zhan Liu2021-11-221-1/+1
* drm/amd/display: Fix LTTPR not EnabledAngus Wang2021-11-221-0/+17
* drm/amd/display: remove dmcub_support cap dependencyCharlene Liu2021-11-171-2/+0
* drm/amd/display: move FPU associated DCN301 code to DML folderQingqing Zhuo2021-10-283-365/+13
* drm/amd/display: Use adjusted DCN301 watermarksNikola Cornij2021-09-231-1/+95
* drm/amd/display: Fix multiple memory leaks reported by coverityAnson Jacob2021-09-141-1/+5
* drm/amd/display: Use DCN30 watermark calc for DCN301Zhan Liu2021-08-181-95/+1
* drm/amd/display: log additional register state for debugJosip Pavic2021-07-211-0/+1
* drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers2021-06-081-0/+2
* drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers2021-06-081-0/+1
* drm/amd/display: Refactor visual confirmWyatt Wood2021-06-081-2/+1
* Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"Qingqing Zhuo2021-05-271-1/+0
* drm/amd/display: Fix typo of format termination newlineJoe Perches2021-05-191-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-30 13:12:49 +0000