summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/gen8+: Add RC6 CTX corruption WAImre Deak2019-11-121-0/+2
* drm/i915: Lower RM timeout to avoid DSI hard hangsUma Shankar2019-11-121-0/+4
* drm/i915: Add gen9 BCS cmdparsingJon Bloomfield2019-11-121-0/+4
* drm/i915: cleanup use of INSTR_CLIENT_MASKMatthew Auld2019-11-121-1/+0
* drm/i915: clarify PMINTRMSK/pm_intr_keep usageDave Gordon2016-09-151-1/+1
* drm/i915/skl: Add support for the SAGV, fix underrun hangsLyude2016-08-221-0/+4
* drm/i915/gen6+: Interpret mailbox error flagsLyude2016-08-221-0/+9
* drm/i915: Show RPS autotuning thresholds along with waitboostChris Wilson2016-08-151-3/+4
* drm/i915/lvds: Restore initial HW state during encoder enablingImre Deak2016-08-101-0/+1
* drm/i915: Merge TARGET_POWER_ON and PANEL_POWER_ON flag definitionsImre Deak2016-08-101-1/+0
* drm/i915: Merge the PPS register definitionsImre Deak2016-08-101-86/+59
* drm/i915: Fix use of engine->index for register offsetChris Wilson2016-08-041-1/+1
* drm/i915/gen9: Update i915_drpc_info debugfs for coarse pg & forcewake infoAkash Goel2016-08-021-0/+3
* drm/i915: Name the "iboost bit"Ville Syrjälä2016-08-021-0/+1
* drm/i915: Fix iboost setting for DDI with 4 lanes on SKLVille Syrjälä2016-08-021-0/+1
* drm/i915: rename macro parameter(ring) to (engine)Dave Gordon2016-07-211-7/+7
* drm/i915/gen9: Add WaDisableGatherAtSetShaderCommonSliceMika Kuoppala2016-07-201-0/+1
* drm/i915/gen9: Add WaInPlaceDecompressionHangMika Kuoppala2016-07-201-0/+3
* drm/i915/bxt: Fix sanity check for BIOS RC6 setupImre Deak2016-07-011-1/+6
* drm/i915: Make addressing mode bits in context descriptor configurableZhi Wang2016-06-171-0/+12
* Merge remote-tracking branch 'airlied/drm-next' into drm-intel-next-queuedDaniel Vetter2016-06-161-1/+1
|\
| * Merge tag 'drm-intel-next-2016-06-06' of git://anongit.freedesktop.org/drm-in...Dave Airlie2016-06-091-1/+1
| |\
| * | drm/doc: Switch to sphinx/rst fixed-width quotingDaniel Vetter2016-06-031-1/+1
* | | drm/i915/bxt: Add WaDisablePooledEuLoadBalancingFixarun.siluvery@linux.intel.com2016-06-141-0/+1
* | | drm/i915:bxt: Enable Pooled EU supportarun.siluvery@linux.intel.com2016-06-141-0/+2
* | | drm/i915/bxt: Sanitiy check the PHY lane power down statusImre Deak2016-06-131-0/+9
* | | drm/i915/bxt: Move DDI PHY enabling/disabling to the power well codeImre Deak2016-06-131-0/+3
* | | drm/i915/gen9: implement WaConextSwitchWithConcurrentTLBInvalidateTim Gore2016-06-131-0/+4
* | | drm/i915/gen9: Add WaFbcHighMemBwCorruptionAvoidanceMika Kuoppala2016-06-081-0/+1
* | | drm/i195/fbc: Add WaFbcNukeOnHostModifyMika Kuoppala2016-06-081-0/+1
* | | drm/i915/gen9: Add WaFbcWakeMemOnMika Kuoppala2016-06-081-0/+1
* | | drm/i915/gen9: Add WaEnableChickenDCPRMika Kuoppala2016-06-081-0/+3
* | | drm/i915/skl: Add WAC6entrylatencyMika Kuoppala2016-06-081-0/+3
* | | drm/i915: Add WaInsertDummyPushConstP for bxt and kblMika Kuoppala2016-06-081-0/+1
* | | drm/i915/kbl: Add WaDisableDynamicCreditSharingMika Kuoppala2016-06-081-0/+3
* | | drm/i915/kbl: Add WaDisableGamClockGatingMika Kuoppala2016-06-081-0/+1
* | | drm/i915/gen9: Enable must set chicken bits in config0 regMika Kuoppala2016-06-081-0/+3
* | | drm/i915/edp: Add WaKVMNotificationOnConfigChange:bdwMika Kuoppala2016-06-081-0/+3
* | | drm/i915/skl: Add WaDisableGafsUnitClkGatingMika Kuoppala2016-06-081-0/+1
* | | drm/i915/gen9: Add WaVFEStateAfterPipeControlwithMediaStateCleararun.siluvery@linux.intel.com2016-06-061-0/+1
* | | drm/i915/dsi: fix bxt split screen and color issueJani Nikula2016-06-061-0/+2
| |/ |/|
* | drm/i915: Update GEN6_PMINTRMSK setup with GuC enabledSagar Arun Kamble2016-05-311-1/+1
|/
* drm/i915/psr: Implement PSR2 w/a for gen9Daniel Vetter2016-05-201-0/+1
* drm/i915: Program BXT_CDCLK_CD2X_PIPEVille Syrjälä2016-05-131-2/+3
* drm/i915/chv: Tune L3 SQC credits based on actual latenciesImre Deak2016-05-031-0/+6
* drm/i915: Clean up L3 SQC register field definitionsImre Deak2016-05-031-2/+2
* drm/i915: Update CDCLK_FREQ register on BDW after changing cdclk frequencyVille Syrjälä2016-04-281-0/+2
* drm/i915: Update RAWCLK_FREQ register on VLV/CHVVille Syrjälä2016-04-271-0/+2
* drm/i915:bxt: implement WaProgramL3SqcReg1DefaultForPerfTim Gore2016-04-251-0/+1
* drm/i915: Macros to convert PM time interval values to microsecondsAkash Goel2016-04-241-0/+9
generated by cgit v1.2.3 (git 2.25.1) at 2025-02-10 16:43:54 +0000