summaryrefslogtreecommitdiffstats
path: root/drivers/irqchip/irq-riscv-intc.c
Commit message (Expand)AuthorAgeFilesLines
* irqchip/riscv-intc: Fix use of AIA interrupts 32-63 on riscv32Samuel Holland2024-03-151-5/+8
* irqchip/riscv-intc: Fix low-level interrupt handler setup for AIAAnup Patel2024-02-271-3/+7
* irqchip/riscv-intc: Add support for RISC-V AIAAnup Patel2024-02-231-9/+23
* irqchip/riscv-intc: Introduce Andes hart-level interrupt controllerYu Chien Peter Lin2024-02-231-7/+51
* irqchip/riscv-intc: Allow large non-standard interrupt numberYu Chien Peter Lin2024-02-231-7/+19
* irqchip/riscv-intc: Mark all INTC nodes as initializedAnup Patel2023-10-071-1/+9
* irqchip/riscv-intc: Add ACPI supportSunil V L2023-06-011-15/+55
* irqchip/riscv-intc: Add empty irq_eoi() for chained irq handlersAnup Patel2023-04-081-0/+17
* RISC-V: Treat IPIs as normal Linux IRQsAnup Patel2023-04-081-31/+24
* irqchip/riscv-intc: Allow drivers to directly discover INTC hwnodeAnup Patel2023-04-081-0/+7
* riscv: cpu: Add 64bit hartid support on RV64Sunil V L2022-07-191-3/+4
* irq: remove handle_domain_{irq,nmi}()Mark Rutland2021-10-261-1/+1
* irqchip/riscv-intc: Fix a typo in a pr_warn()Palmer Dabbelt2020-06-211-1/+1
* clocksource/drivers/timer-riscv: Use per-CPU timer interruptAnup Patel2020-06-091-8/+0
* irqchip: RISC-V per-HART local interrupt controller driverAnup Patel2020-06-091-0/+146
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-27 06:18:08 +0000