summaryrefslogtreecommitdiffstats
path: root/drivers/irqchip
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'irq-core-2024-05-12' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2024-05-1423-108/+2624
|\
| * irqchip/gic-v3-its: Remove BUG_ON in its_vpe_irq_domain_allocGuanrui Huang2024-04-251-2/+0
| * irqchip/sifive-plic: Avoid explicit cpumask allocation on stackDawei Li2024-04-241-5/+2
| * irqchip/riscv-aplic-direct: Avoid explicit cpumask allocation on stackDawei Li2024-04-241-5/+2
| * irqchip/loongson-eiointc: Avoid explicit cpumask allocation on stackDawei Li2024-04-241-6/+2
| * irqchip/gic-v3-its: Avoid explicit cpumask allocation on stackDawei Li2024-04-241-5/+10
| * irqchip/irq-bcm6345-l1: Avoid explicit cpumask allocation on stackDawei Li2024-04-241-5/+1
| * irqchip/irq-brcmstb-l2: Avoid saving mask on shutdownFlorian Fainelli2024-04-241-3/+14
| * irqchip/stm32-exti: Mark events reserved with RIF configuration checkAntonio Borneo2024-04-231-2/+38
| * irqchip/stm32-exti: Skip secure eventsAntonio Borneo2024-04-231-0/+21
| * irqchip/stm32-exti: Convert driver to standard PMAntonio Borneo2024-04-231-40/+17
| * irqchip/stm32-exti: Map interrupts through interrupts-extendedAntonio Borneo2024-04-231-0/+21
| * irqchip/stm32-exti: Fix minor indentation issueAntonio Borneo2024-04-231-1/+1
| * irqchip/mxs: Declare icoll_handle_irq() as staticStefan Wahren2024-04-231-1/+1
| * irqchip/loongson-pch-pic: Update interrupt registration policyBaoqi Zhang2024-04-231-17/+59
| * irqchip/riscv-imsic: Fix boot time update effective affinity warningAnup Patel2024-04-141-0/+1
| * irqchip/loongson: Select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP for IRQ_LOONGA...Tiezhu Yang2024-04-091-1/+1
| * irqchip/loongson-eiointc: Set CPU affinity only on SMP machines for LoongArchTiezhu Yang2024-04-091-0/+4
| * irqchip/loongson-pch-msi: Fix off-by-one on allocation error pathZenghui Yu2024-04-091-1/+1
| * irqchip/alpine-msi: Fix off-by-one in allocation error pathZenghui Yu2024-04-091-1/+1
| * irqchip/riscv-aplic: Fix spelling mistake "forwared" -> "forwarded"Colin Ian King2024-04-091-1/+1
| * irqchip: Remove redundant irq_chip::name initializationKeguang Zhang2024-03-252-2/+0
| * irqchip/riscv-aplic: Add support for MSI-modeAnup Patel2024-03-255-1/+273
| * irqchip: Add RISC-V advanced PLIC driver for direct-modeAnup Patel2024-03-255-0/+587
| * irqchip/riscv-imsic: Add device MSI domain support for PCI devicesAnup Patel2024-03-252-2/+40
| * irqchip/riscv-imsic: Add device MSI domain support for platform devicesAnup Patel2024-03-253-1/+345
| * irqchip: Add RISC-V incoming MSI controller early driverAnup Patel2024-03-255-0/+1181
| * irqchip/renesas-rzg2l: Simplify rzg2l_irqc_irq_{en,dis}able()Biju Das2024-03-251-17/+11
* | irqchip/gic-v3-its: Prevent double free on errorGuanrui Huang2024-04-251-7/+2
* | irqchip/gic-v3-its: Fix VSYNC referencing an unmapped VPE on GIC v4.1Nianyao Tang2024-04-091-1/+7
* | irqchip/armada-370-xp: Suppress unused-function warningArnd Bergmann2024-03-261-1/+1
|/
* irqchip/renesas-rzg2l: Do not set TIEN and TINT source at the same timeBiju Das2024-03-181-3/+2
* irqchip/renesas-rzg2l: Prevent spurious interrupts when setting trigger typeBiju Das2024-03-181-4/+32
* irqchip/renesas-rzg2l: Rename rzg2l_irq_eoi()Biju Das2024-03-181-4/+3
* irqchip/renesas-rzg2l: Rename rzg2l_tint_eoi()Biju Das2024-03-181-5/+3
* irqchip/renesas-rzg2l: Flush posted write in irq_eoi()Biju Das2024-03-181-2/+14
* irqchip/riscv-intc: Fix use of AIA interrupts 32-63 on riscv32Samuel Holland2024-03-151-5/+8
* Merge tag 'irq-msi-2024-03-10' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2024-03-114-121/+268
|\
| * irqchip/riscv-intc: Fix low-level interrupt handler setup for AIAAnup Patel2024-02-271-3/+7
| * irqchip/riscv-intc: Add support for RISC-V AIAAnup Patel2024-02-231-9/+23
| * irqchip/sifive-plic: Improve locking safety by using irqsave/irqrestoreAnup Patel2024-02-231-6/+10
| * irqchip/sifive-plic: Parse number of interrupts and contexts early in plic_pr...Anup Patel2024-02-231-10/+33
| * irqchip/sifive-plic: Cleanup PLIC contexts upon irqdomain creation failureAnup Patel2024-02-231-20/+53
| * irqchip/sifive-plic: Use riscv_get_intc_hwnode() to get parent fwnodeAnup Patel2024-02-231-4/+5
| * irqchip/sifive-plic: Use devm_xyz() for managed allocationAnup Patel2024-02-231-33/+16
| * irqchip/sifive-plic: Use dev_xyz() in-place of pr_xyz()Anup Patel2024-02-231-11/+11
| * irqchip/sifive-plic: Convert PLIC driver into a platform driverAnup Patel2024-02-231-40/+61
| * Merge tag 'irq-for-riscv-02-23-24' into irq/msiThomas Gleixner2024-02-231-13/+69
| |\
| | * irqchip/riscv-intc: Introduce Andes hart-level interrupt controllerYu Chien Peter Lin2024-02-231-7/+51
| | * irqchip/riscv-intc: Allow large non-standard interrupt numberYu Chien Peter Lin2024-02-231-7/+19
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-07 14:01:37 +0000