summaryrefslogtreecommitdiffstats
path: root/drivers/media/i2c/ccs-pll.h
Commit message (Expand)AuthorAgeFilesLines
* media: ccs-pll: Switch from standard integer types to kernel onesSakari Ailus2021-01-121-43/+43
* media: ccs-pll: Add support for DDR OP system and pixel clocksSakari Ailus2020-12-071-0/+2
* media: ccs-pll: Add trivial dual PLL supportSakari Ailus2020-12-071-0/+1
* media: ccs-pll: Rework bounds checksSakari Ailus2020-12-071-0/+4
* media: ccs-pll: Check for derating and overrating, support non-derating sensorsSakari Ailus2020-12-071-0/+2
* media: ccs-pll: Add support flexible OP PLL pixel clock dividerSakari Ailus2020-12-071-0/+1
* media: ccs-pll: Support two cycles per pixel on OP domainSakari Ailus2020-12-071-0/+2
* media: ccs-pll: Add support for extended input PLL clock dividerSakari Ailus2020-12-071-0/+1
* media: ccs-pll: Add support for decoupled OP domain calculationSakari Ailus2020-12-071-0/+1
* media: ccs-pll: Add support for lane speed modelSakari Ailus2020-12-071-0/+6
* media: ccs-pll: Use the BIT macroSakari Ailus2020-12-071-2/+5
* media: ccs-pll: Document the structs in the header as well as the functionSakari Ailus2020-12-071-0/+89
* media: ccs-pll: Move the flags field down, away from 8-bit fieldsSakari Ailus2020-12-071-1/+1
* media: ccs-pll: Differentiate between CSI-2 D-PHY and C-PHYSakari Ailus2020-12-071-1/+2
* media: ccs-pll: Remove parallel bus supportSakari Ailus2020-12-071-10/+4
* media: ccs-pll: Split limits and PLL configuration into front and back partsSakari Ailus2020-12-071-18/+26
* media: ccs: Change my e-mail addressSakari Ailus2020-12-031-1/+1
* media: smiapp-pll: Rename as ccs-pllSakari Ailus2020-12-031-0/+99