summaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/mellanox/mlxsw/reg.h
Commit message (Expand)AuthorAgeFilesLines
* mlxsw: spectrum_ethtool: Add support for 100Gb/s per lane link modesIdo Schimmel2024-04-101-0/+3
* mlxsw: reg: Add nve_flood_prf_id field to SFMRPetr Machata2023-12-151-0/+9
* mlxsw: reg: Add to SFMR register the fields related to CFF flood modePetr Machata2023-11-211-0/+20
* mlxsw: reg: Extract flood-mode specific part of mlxsw_reg_sfmr_pack()Petr Machata2023-11-211-5/+0
* mlxsw: reg: Drop unnecessary writes from mlxsw_reg_sfmr_pack()Petr Machata2023-11-211-2/+0
* mlxsw: reg: Mark SFGC & some SFMR fields as reserved in CFF modePetr Machata2023-11-211-0/+6
* mlxsw: reg: Add Switch FID Flooding Profiles RegisterPetr Machata2023-11-211-0/+45
* mlxsw: pci: Add support for new reset flowIdo Schimmel2023-11-181-0/+2
* mlxsw: Extend MRSR pack() function to support new commandsAmit Cohen2023-11-181-2/+12
* mlxsw: reg: Add SGCR.lag_lookup_pgt_basePetr Machata2023-10-201-1/+10
* mlxsw: reg: Drop SGCR.llbPetr Machata2023-10-201-10/+1
* mlxsw: reg: Limit MTBR register payload to a single data recordVadim Pasternak2023-10-021-3/+3
* Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski2023-08-241-9/+0
|\
| * mlxsw: reg: Fix SSPR register layoutIdo Schimmel2023-08-181-9/+0
* | mlxsw: core_env: Read transceiver module EEPROM in 128 bytes chunksIdo Schimmel2023-07-261-2/+1
* | mlxsw: reg: Increase Management Cable Info Access Register lengthIdo Schimmel2023-07-261-1/+1
* | mlxsw: reg: Remove unused function argumentIdo Schimmel2023-07-261-11/+1
* | mlxsw: reg: Add Management Capabilities Mask RegisterAmit Cohen2023-07-261-0/+74
* | mlxsw: reg: Move 'mpsc' definition in 'mlxsw_reg_infos'Amit Cohen2023-07-261-1/+1
* | mlxsw: reg: Add Policy-Engine Port Range RegisterIdo Schimmel2023-07-121-0/+73
|/
* mlxsw: reg: Add TLV related fields to MGIR registerAmit Cohen2023-01-201-0/+12
* mlxsw: reg: Add Switch Port FDB Security RegisterIdo Schimmel2022-11-091-0/+34
* mlxsw: spectrum_trap: Register 802.1X packet traps with devlinkIdo Schimmel2022-11-091-0/+1
* mlxsw: Add support for 800Gbps link modesAmit Cohen2022-10-241-0/+1
* mlxsw: reg: Remove deprecated code about SFTR-V2 RegisterGaosheng Cui2022-09-261-71/+0
* mlxsw: Remove unused IB stuffJiri Pirko2022-08-251-92/+0
* mlxsw: reg: Add Management DownStream Device Tunneling RegisterJiri Pirko2022-07-261-0/+90
* mlxsw: reg: Extend MDDQ by device_infoJiri Pirko2022-07-261-1/+82
* mlxsw: reg: Add Monitoring Time Precision Correction Port Configuration RegisterDanielle Ratson2022-07-251-0/+62
* mlxsw: reg: Add MTUTC register's fields for supporting PTP in Spectrum-2Danielle Ratson2022-07-251-2/+29
* mlxsw: Rename mlxsw_reg_mtptptp_pack() to mlxsw_reg_mtptpt_pack()Danielle Ratson2022-07-251-3/+3
* mlxsw: Add new FID families for unified bridge modelAmit Cohen2022-07-041-1/+4
* mlxsw: Configure egress FID classification after routingAmit Cohen2022-07-041-1/+2
* mlxsw: Configure ingress RIF classificationAmit Cohen2022-07-041-7/+10
* mlxsw: Configure egress VID for unicast FDB entriesAmit Cohen2022-07-041-1/+4
* mlxsw: spectrum_fid: Set 'mid_base' as part of flood tables initializationAmit Cohen2022-06-281-1/+2
* mlxsw: Set flood bridge type for FIDsAmit Cohen2022-06-281-1/+3
* mlxsw: Prepare 'bridge_type' field for SFMR usageAmit Cohen2022-06-281-4/+5
* mlxsw: spectrum_fid: Configure flooding table type for rFIDAmit Cohen2022-06-281-1/+2
* mlxsw: spectrum: Change mlxsw_sp_rif_vlan_fid_op() to be dedicated for FID RIFsAmit Cohen2022-06-241-10/+0
* mlxsw: reg: Add support for VLAN RIF as part of RITR registerAmit Cohen2022-06-201-3/+26
* mlxsw: Add support for egress FID classification after decapsulationAmit Cohen2022-06-201-7/+42
* mlxsw: reg: Add egress FID field to RITR registerAmit Cohen2022-06-201-2/+14
* mlxsw: reg: Add Router Egress Interface to VID RegisterAmit Cohen2022-06-201-0/+59
* mlxsw: reg: Replace MID related fields in SFGC registerAmit Cohen2022-06-201-8/+9
* mlxsw: reg: Add flood related field to SFMR registerAmit Cohen2022-06-201-0/+10
* mlxsw: reg: Add VID related fields to SFD registerAmit Cohen2022-06-201-1/+36
* mlxsw: reg: Add SMPE related fields to SFMR registerAmit Cohen2022-06-201-1/+20
* mlxsw: Add SMPE related fields to SMID2 registerAmit Cohen2022-06-201-1/+20
* mlxsw: reg: Add Switch Multicast Port to Egress VID RegisterAmit Cohen2022-06-201-0/+40
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 08:10:25 +0000