summaryrefslogtreecommitdiffstats
path: root/drivers/phy/cadence
Commit message (Expand)AuthorAgeFilesLines
* phy: cadence-torrent: Add support to output received reference clockSwapnil Jakhade2021-10-261-11/+148
* phy: cadence-torrent: Model reference clock driver as a clock to enable deriv...Swapnil Jakhade2021-10-261-25/+132
* phy: cadence-torrent: Migrate to clk_hw based registration and OF APIsSwapnil Jakhade2021-10-261-11/+19
* phy: cadence-torrent: Check PIPE mode PHY status to be ready for operationSwapnil Jakhade2021-08-171-1/+59
* phy: cadence-torrent: Add debug information for PHY configurationSwapnil Jakhade2021-08-171-4/+32
* phy: cadence-torrent: Add separate functions for reusable codeSwapnil Jakhade2021-08-171-18/+35
* phy: cadence-torrent: Add PHY configuration for DP with 100MHz ref clockSwapnil Jakhade2021-08-171-0/+162
* phy: cadence-torrent: Add PHY registers for DP in array formatSwapnil Jakhade2021-08-171-288/+334
* phy: cadence-torrent: Configure PHY registers as a function of input referenc...Swapnil Jakhade2021-08-171-408/+422
* phy: cadence-torrent: Add enum for supported input reference clock frequenciesSwapnil Jakhade2021-08-171-13/+38
* phy: cadence-torrent: Reorder few functions to remove function declarationsSwapnil Jakhade2021-08-171-619/+588
* phy: cadence-torrent: Remove use of CamelCase to fix checkpatch CHECK messageSwapnil Jakhade2021-08-171-12/+12
* phy: cadence: Sierra: Fix error return code in cdns_sierra_phy_probe()Wang Wensheng2021-05-311-0/+1
* phy: cadence-torrent: Add delay for PIPE clock to be stableKishon Vijay Abraham I2021-03-311-0/+9
* phy: cadence-torrent: Explicitly request exclusive reset controlKishon Vijay Abraham I2021-03-311-1/+1
* phy: cadence-torrent: Do not configure SERDES if it's already configuredKishon Vijay Abraham I2021-03-311-10/+22
* phy: cadence-torrent: Group reset APIs and clock APIsKishon Vijay Abraham I2021-03-311-31/+53
* phy: cadence: Sierra: Enable pll_cmnlc and pll_cmnlc1 clocksKishon Vijay Abraham I2021-03-311-3/+37
* phy: cadence: Sierra: Model PLL_CMNLC and PLL_CMNLC1 as clocks (mux clocks)Kishon Vijay Abraham I2021-03-312-3/+265
* phy: cadence: Sierra: Add missing clk_disable_unprepare() in .remove callbackKishon Vijay Abraham I2021-03-311-0/+3
* phy: cadence: Sierra: Add array of input clocks in "struct cdns_sierra_phy"Kishon Vijay Abraham I2021-03-311-10/+15
* phy: cadence-torrent: Use a common header file for Cadence SERDESKishon Vijay Abraham I2021-03-311-1/+1
* phy: cadence: Sierra: Explicitly request exclusive reset controlKishon Vijay Abraham I2021-03-311-2/+2
* phy: cadence: Sierra: Move all reset_control_get*() to a separate functionKishon Vijay Abraham I2021-03-311-11/+25
* phy: cadence: Sierra: Move all clk_get_*() to a separate functionKishon Vijay Abraham I2021-03-311-22/+35
* phy: cadence: Sierra: Create PHY only for "phy" or "link" sub-nodesKishon Vijay Abraham I2021-03-311-0/+4
* phy: cadence: Sierra: Fix PHY power_on sequenceKishon Vijay Abraham I2021-03-311-1/+6
* phy: cadence-torrent: Update PCIe + USB config for correct PLL1 clockSwapnil Jakhade2021-03-301-16/+31
* phy: cadence-torrent: Update SGMII/QSGMII configuration specific to TIKishon Vijay Abraham I2021-03-301-14/+44
* phy: cadence-torrent: Update PCIe + QSGMII config for correct PLL1 clockSwapnil Jakhade2021-03-301-28/+49
* phy: cadence-torrent: Add support to drive refclk outKishon Vijay Abraham I2021-03-302-3/+186
* phy: cadence-torrent: Fix error code in cdns_torrent_phy_probe()Dan Carpenter2021-01-131-0/+1
* phy: cadence: convert to devm_platform_ioremap_resourceChunfeng Yun2020-11-163-9/+3
* phy: cadence-torrent: Add USB + SGMII/QSGMII multilink configurationSwapnil Jakhade2020-09-181-0/+254
* phy: cadence-torrent: Add PCIe + USB multilink configurationSwapnil Jakhade2020-09-181-0/+216
* phy: cadence-torrent: Add single link USB register sequencesSwapnil Jakhade2020-09-181-1/+259
* phy: cadence-torrent: Add single link SGMII/QSGMII register sequencesSwapnil Jakhade2020-09-181-0/+89
* phy: cadence-torrent: Configure PHY_PLL_CFG as part of link_cmn_valsSwapnil Jakhade2020-09-181-4/+18
* phy: cadence-torrent: Add PHY link configuration sequences for single linkSwapnil Jakhade2020-09-181-0/+44
* phy: cadence-torrent: Add clk changes for multilink configurationSwapnil Jakhade2020-09-181-24/+17
* phy: cadence-torrent: Update PHY reset for multilink configurationSwapnil Jakhade2020-09-181-7/+21
* phy: cadence-torrent: Add support for PHY multilink configurationSwapnil Jakhade2020-09-181-26/+757
* phy: cadence-torrent: Add PHY APB reset supportSwapnil Jakhade2020-09-181-0/+13
* phy: cadence-torrent: Check cmn_ready assertion during PHY power onSwapnil Jakhade2020-09-181-1/+30
* phy: cadence-torrent: Add single link PCIe supportSwapnil Jakhade2020-09-181-30/+266
* phy: cadence-torrent: Check total lane count for all subnodes is within limitSwapnil Jakhade2020-09-181-4/+15
* phy: cadence-torrent: Add separate regmap functions for torrent and DPSwapnil Jakhade2020-09-181-33/+66
* phy: cadence-torrent: Enable support for multiple subnodesSwapnil Jakhade2020-09-181-15/+0
* phy: cadence-torrent: Use devm_platform_ioremap_resource() to get reg addressesSwapnil Jakhade2020-09-181-6/+2
* phy: cadence-torrent: Use of_device_get_match_data() to get driver dataSwapnil Jakhade2020-09-181-8/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 07:17:45 +0000