summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* spi: tegra: checking for ERR_PTR instead of NULLDan Carpenter2013-12-161-2/+2
* clk: tegra: remove bogus PCIE_XCLKStephen Warren2013-12-112-13/+0
* clk: tegra: remove legacy reset APIsStephen Warren2013-12-113-63/+0
* USB: EHCI: tegra: use reset frameworkStephen Warren2013-12-111-3/+11
* Input: tegra-kbc - use reset frameworkStephen Warren2013-12-111-3/+10
* serial: tegra: convert to standard DMA DT bindingsStephen Warren2013-12-111-18/+6
* serial: tegra: use reset frameworkStephen Warren2013-12-111-4/+10
* spi: tegra: convert to standard DMA DT bindingsStephen Warren2013-12-112-62/+34
* spi: tegra: use reset frameworkStephen Warren2013-12-114-15/+42
* staging: nvec: use reset frameworkStephen Warren2013-12-112-4/+12
* i2c: tegra: use reset frameworkStephen Warren2013-12-111-3/+10
* dma: tegra: register as an OF DMA controllerStephen Warren2013-12-111-3/+36
* dma: tegra: use reset frameworkStephen Warren2013-12-111-3/+10
* ARM: tegra: pass reset to tegra_powergate_sequence_power_up()Stephen Warren2013-12-112-3/+6
* drm/tegra: use reset frameworkStephen Warren2013-12-115-6/+39
* pci: tegra: use reset frameworkStephen Warren2013-12-111-14/+36
* clk: tegra: implement a reset driverStephen Warren2013-12-116-6/+57
* Merge tag 'clk-tegra-for-3.14' into for-3.14/dmas-resets-reworkStephen Warren2013-12-1116-3008/+4678
|\
| * clk: tegra: fix __clk_lookup() return value checksWei Yongjun2013-11-281-4/+4
| * clk: tegra: Do not print errors for clk_round_rate()Thierry Reding2013-11-281-6/+3
| * clk: tegra: Initialize DSI low-power clocksThierry Reding2013-11-261-0/+2
| * clk: tegra: add FUSE clock deviceAlexandre Courbot2013-11-264-1/+4
| * clk: tegra: Properly setup PWM clock on Tegra30Thierry Reding2013-11-261-1/+3
| * clk: tegra: Initialize secondary gr3d clock on Tegra30Thierry Reding2013-11-261-0/+1
| * clk: tegra114: Initialize clocks needed for HDMIMikko Perttunen2013-11-261-0/+2
| * clk: tegra124: add suspend/resume function for tegra_cpu_car_opsJoseph Lo2013-11-261-0/+27
| * clk: tegra124: add wait_for_reset and disable_clock for tegra_cpu_car_opsJoseph Lo2013-11-261-0/+26
| * clk: tegra124: Add support for Tegra124 clocksPeter De Schrijver2013-11-262-0/+1371
| * clk: tegra124: Add new peripheral clocksPeter De Schrijver2013-11-261-0/+69
| * clk: tegra124: Add common clk IDs to clk-id.hPeter De Schrijver2013-11-261-0/+22
| * clk: tegra: add TEGRA_PERIPH_NO_GATEPeter De Schrijver2013-11-263-3/+22
| * clk: tegra: add locking to periph clksPeter De Schrijver2013-11-262-19/+24
| * clk: tegra: Add periph regs bank XPeter De Schrijver2013-11-261-0/+10
| * clk: tegra: Add support for PLLSSPeter De Schrijver2013-11-262-2/+126
| * clk: tegra: move tegra20 to common infraPeter De Schrijver2013-11-261-402/+255
| * clk: tegra: move tegra30 to common infraPeter De Schrijver2013-11-261-895/+403
| * clk: tegra: introduce common gen4 super clockPeter De Schrijver2013-11-264-74/+155
| * clk: tegra: move PMC, fixed clocks to common filesPeter De Schrijver2013-11-265-74/+253
| * clk: tegra: move periph clocks to common filePeter De Schrijver2013-11-266-581/+627
| * clk: tegra: move audio clk to common filePeter De Schrijver2013-11-264-208/+402
| * clk: tegra: add clkdev registration infraPeter De Schrijver2013-11-263-159/+179
| * clk: tegra: add common infra for DT clocksPeter De Schrijver2013-11-262-0/+16
| * clk: tegra: add header for common tegra clock IDsPeter De Schrijver2013-11-261-0/+213
| * clk: tegra: move fields to tegra_clk_pll_paramsPeter De Schrijver2013-11-265-177/+175
| * clk: tegra: use pll_ref as the pll_e parentPeter De Schrijver2013-11-262-4/+7
| * clk: tegra: move some PLLC and PLLXC init to clk-pll.cPeter De Schrijver2013-11-262-93/+111
| * clk: tegra: Add TEGRA_PERIPH_NO_DIV flagPeter De Schrijver2013-11-262-3/+9
| * clk: tegra: common periph_clk_enb_refcnt and clksPeter De Schrijver2013-11-266-108/+85
| * clk: tegra: simplify periph clock dataPeter De Schrijver2013-11-267-584/+464
| * clk: tegra: Fix clock rate computationThierry Reding2013-11-261-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-19 13:43:01 +0000