summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/gtt: Use shallow dma pages for scratchChris Wilson2019-07-122-119/+100
* drm/i915: Add engine name to workaround debug printJohn Harrison2019-07-123-19/+14
* drm/i915: Implement read-only support in whitelist selftestJohn Harrison2019-07-121-14/+35
* drm/i915: Add test for invalid flag bits in whitelist entriesJohn Harrison2019-07-123-13/+42
* drm/i915/tgl: Update DPLL clock reference registerJosé Roberto de Souza2019-07-112-2/+7
* drm/i915/tgl: Add DPLL registersLucas De Marchi2019-07-112-5/+36
* drm/i915/tgl: Add vbt value mapping for DDC Bus pinMahesh Kumar2019-07-112-1/+19
* drm/i915/tgl: port to ddc pin mappingLucas De Marchi2019-07-111-27/+9
* drm/i915/tgl: Add gmbus gpio pin to port mappingMahesh Kumar2019-07-113-3/+23
* drm/i915/gen12: MBUS B credit changeRodrigo Vivi2019-07-111-2/+8
* drm/i915/tgl: apply Display WA #1178 to fix type C donglesLucas De Marchi2019-07-112-4/+12
* drm/i915/tgl: init ddi port A-C for Tiger LakeMahesh Kumar2019-07-111-2/+7
* drm/i915/tgl: Add additional PHYs for Tiger LakeLucas De Marchi2019-07-112-1/+7
* drm/i915/tgl: Add additional ports for Tiger LakeVandita Kulkarni2019-07-113-0/+23
* drm/i915/tgl: Add pll managerVandita Kulkarni2019-07-111-1/+18
* drm/i915/tgl: Add new pll idsVandita Kulkarni2019-07-111-5/+18
* drm/i915/tgl: Add power well to support 4th pipeMika Kahola2019-07-113-3/+29
* drm/i915/tgl: Add power well supportImre Deak2019-07-114-17/+506
* drm/i915/tgl: rename TRANSCODER_EDP_VDSC to use on transcoder AJosé Roberto de Souza2019-07-113-8/+15
* drm/i915/tgl: Check if pipe D is fusedJosé Roberto de Souza2019-07-112-0/+4
* drm/i915/tgl: Add TGL PCI IDsLucas De Marchi2019-07-111-0/+1
* drm/i915/tgl: Add TGL PCH detection in virtualized environmentMahesh Kumar2019-07-111-1/+3
* drm/i915/tgl: Introduce Tiger Lake PCHRadhakrishna Sripada2019-07-112-0/+7
* drm/i915/tgl: add initial Tiger Lake definitionsDaniele Ceraolo Spurio2019-07-114-0/+33
* drm/i915: Add 4th pipe and transcoderLucas De Marchi2019-07-113-1/+9
* drm/i915: Don't overestimate 4:2:0 link symbol clockVille Syrjälä2019-07-111-1/+3
* drm/i915: Copy name string into ring buffer for intel_update/disable_plane tr...Steven Rostedt (VMware)2019-07-111-6/+6
* drm/i915/guc: Drop redundant ctx param from kerneldocChris Wilson2019-07-111-2/+0
* drm/i915: Don't pass stack garbage to pcode in the second data registerVille Syrjälä2019-07-111-1/+1
* drm/i915: Use intel_ types in intel_atomic_commit()Ville Syrjälä2019-07-111-39/+37
* drm/i915: Use intel_ types in intel_{lock,modeset}_all_pipes()Ville Syrjälä2019-07-111-17/+21
* drm/i915: Polish intel_atomic_track_fbs()Ville Syrjälä2019-07-111-8/+9
* drm/i915: Polish intel_shared_dpll_swap_state()Ville Syrjälä2019-07-113-15/+9
* drm/i915: Simplify modeset_get_crtc_power_domains() argumentsVille Syrjälä2019-07-111-11/+10
* drm/i915: Check crtc_state->wm.need_postvbl_update before grabbing wm.mutexVille Syrjälä2019-07-111-11/+12
* drm/i915: Use the "display core" power domain in vlv/chv set_cdclk()Ville Syrjälä2019-07-111-6/+6
* drm/i915/selftests: Hold the vma manager lock while modifying mmap_offsetChris Wilson2019-07-111-4/+16
* drm/i915/sdvo: Fix handling if zero hbuf sizeVille Syrjälä2019-07-111-13/+19
* drm/i915/guc: Simplify guc clientDaniele Ceraolo Spurio2019-07-114-82/+8
* drm/i915/guc: Remove preemption support for current fwChris Wilson2019-07-1110-330/+14
* drm/i915/selftests: Ensure we don't clamp a random offset to 32bChris Wilson2019-07-112-1/+8
* drm/i915/gt: Drop the duplicate icl workaroundChris Wilson2019-07-111-6/+0
* drm/i915/ehl: Enable DDI-DMatt Roper2019-07-101-0/+1
* drm/i915: Transition port type checks to phy checksMatt Roper2019-07-107-57/+55
* drm/i915/gen11: Convert combo PHY logic to use new 'enum phy' namespaceMatt Roper2019-07-108-212/+213
* drm/i915/gen11: Program ICL_DPCLKA_CFGCR0 according to PHYMatt Roper2019-07-104-43/+67
* drm/i915/gen11: Start distinguishing 'phy' from 'port'Matt Roper2019-07-103-1/+49
* drm/i915: move intel_ddi_set_fia_lane_count to intel_tc.cLucas De Marchi2019-07-103-42/+42
* drm/i915: fix include order in intel_tc.*Lucas De Marchi2019-07-102-2/+3
* drm/i915: make new intel_tc.c use uncore accessorsLucas De Marchi2019-07-101-26/+31
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-13 04:00:37 +0000