summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* drm/amd/display: Add DCN3 HUBHUBBhawanpreet Lakha2020-07-015-0/+560
* drm/amd/display: Add DCN3 DPPBhawanpreet Lakha2020-07-016-0/+3157
* drm/amd/display: Add DCN3 MPCBhawanpreet Lakha2020-07-014-0/+2219
* drm/amd/display: Add DCN3 OPP headerBhawanpreet Lakha2020-07-011-0/+36
* drm/amd/display: Add DCN3 OPTCBhawanpreet Lakha2020-07-015-1/+788
* drm/amd/display: Add DCN3 DCCGBhawanpreet Lakha2020-07-013-0/+188
* drm/amd/display: Add DCN3 CLK_MGRBhawanpreet Lakha2020-07-0114-7/+1421
* drm/amd/display: Add DCN3 DIOBhawanpreet Lakha2020-07-019-0/+1471
* drm/amd/display: Add DCN3 chip idsBhawanpreet Lakha2020-07-012-0/+5
* drm/amdgpu: bypass tmr when reserve c2p memoryLikun Gao2020-07-011-29/+19
* drm/amdgpu: remove unnecessary check for mem trainLikun Gao2020-07-015-58/+7
* drm/amdgpu: support memory training for sienna_cichlidLikun Gao2020-07-011-1/+3
* drm/amdgpu: reserve fb according to return value from vbiosLikun Gao2020-07-011-56/+71
* drm/amd/powerplay: let PMFW to handle the features disablement on BACO in V2Evan Quan2020-07-011-6/+18
* drm/amd/powerplay: drop sienna_cichlid hardcode of using pptableLikun Gao2020-07-011-2/+1
* drm/amd/powerplay: update smu function for sienna_cichlidLikun Gao2020-07-011-56/+45
* drm/amdgpu: update golden setting for sienna_cichlidLikun Gao2020-07-011-0/+2
* drm/amdgpu/psp: support for loading PSP SPL fwLikun Gao2020-07-013-0/+46
* drm/amdgpu/psp: initialization PSP SPL fwLikun Gao2020-07-012-0/+37
* drm/amdgpu/psp: add structure to support PSP SPLLikun Gao2020-07-012-0/+11
* drm/amd/powerplay: show gfxclk=0 in gfxoff stateKenneth Feng2020-07-011-3/+4
* drm/amdgpu: enable gfxoff for sienna_cichlidLikun Gao2020-07-013-3/+5
* drm/amd/amdgpu: disable gfxoff to retrieve gfxclkLikun Gao2020-07-011-11/+60
* drm/amd/powerplay: support mclk socclk limit value set for sienna_cichlid.Likun Gao2020-07-011-0/+4
* drm/amdgpu/sriov : Add sriov detection for sienna_cichlidshaoyunl2020-07-011-0/+1
* drm/amdgpu: only use one gfx pipe for Sienna_CichlidLikun Gao2020-07-011-2/+2
* drm/amd/powerplay: drop jpeg instance1 dpm setupLikun Gao2020-07-011-6/+0
* drm/amdgpu: disable runtime pm for sienna_cichlid temporarilyLikun Gao2020-07-011-0/+1
* drm/amd/powerplay: enable fw ctfKenneth Feng2020-07-011-0/+1
* drm/amdgpu: skip GPU scheduler setup for KIQ and MES ringLikun Gao2020-07-011-1/+1
* drm/amd/powerplay: enable VDDCI and MVDD for sienna_cichlidLikun Gao2020-07-011-1/+3
* drm/amd/powerplay: append pptable for sienna_cichlid (v2)Likun Gao2020-07-011-0/+101
* drm/amd/powerplay: and smc dpm info struct for sienna_cichlidLikun Gao2020-07-011-0/+123
* drm/amdgpu/sriov : Use kiq to do tlb invalidation for gfx10 on sriovshaoyunl2020-07-012-0/+21
* drm/amd/powerplay: enable ULCK DS for sienna_cichlidLikun Gao2020-07-011-0/+1
* drm/amdgpu/vcn3.0: schedule instance 0 for decode and 1 for encodeAlex Deucher2020-07-011-0/+4
* drm/amdgpu/mes10.1: add no scheduler flag for mesAlex Deucher2020-07-011-0/+1
* drm/amdgpu: enable DPG mode for VCN3.0Boyuan Zhang2020-07-012-2/+6
* drm/amdgpu: add workaround for issue in DPG for VCN3.0Boyuan Zhang2020-07-011-0/+4
* drm/amdgpu: rename macro for VCN2.0 2.5 and 3.0Boyuan Zhang2020-07-014-137/+137
* drm/amdgpu: rename macro for VCN1.0Boyuan Zhang2020-07-012-50/+50
* drm/amdgpu: add internal reg offset translation for VCN inst 1Boyuan Zhang2020-07-011-1/+13
* drm/amdgpu: set indirect sram mode for VCN3.0Boyuan Zhang2020-07-011-0/+3
* drm/amdgpu: add pause DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+66
* drm/amdgpu: add stop DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+34
* drm/amdgpu: add start DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+141
* drm/amdgpu: add mc resume DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+89
* drm/amdgpu: add clock gating DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+48
* drm/am/powerplay: enable OUT OF BAND MONITER for sienna_cichlidLikun Gao2020-07-011-1/+2
* drm/amd/powerplay: enable RSMU SMN PG for sienna_cichlidLikun Gao2020-07-011-0/+1