summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* spi: dw: De-assert chip-select on resetSerge Semin2020-10-081-3/+4
* spi: dw: Discard chip enabling on DMA setup errorSerge Semin2020-10-081-3/+1
* spi: dw: Unmask IRQs after enabling the chipSerge Semin2020-10-081-2/+2
* spi: dw: Perform IRQ setup in a dedicated functionSerge Semin2020-10-081-18/+23
* spi: dw: Refactor IRQ-based SPI transfer procedureSerge Semin2020-10-081-9/+24
* spi: dw: Refactor data IO procedureSerge Semin2020-10-082-23/+19
* spi: dw: Add DW SPI controller config structureSerge Semin2020-10-082-12/+27
* spi: dw: Update Rx sample delay in the config functionSerge Semin2020-10-081-7/+6
* spi: dw: Simplify the SPI bus speed config procedureSerge Semin2020-10-081-13/+10
* spi: dw: Update SPI bus speed in a config functionSerge Semin2020-10-081-14/+14
* spi: dw: Detach SPI device specific CR0 config methodSerge Semin2020-10-081-13/+30
* spi: dw: Add DWC SSI capabilitySerge Semin2020-10-084-75/+40
* spi: dw: Use an explicit set_cs assignmentSerge Semin2020-10-081-4/+4
* spi: spi-mtk-nor: Add power management supportIkjoon Jang2020-10-061-22/+76
* spi: spi-mtk-nor: support 36bit dma addressingIkjoon Jang2020-10-061-1/+20
* spi: spi-mtk-nor: use dma_alloc_coherent() for bounce bufferIkjoon Jang2020-10-061-42/+52
* spi: spi-s3c64xx: Turn on interrupts upon resumeŁukasz Stelmach2020-10-021-0/+4
* spi: spi-s3c64xx: Increase transfer timeoutŁukasz Stelmach2020-10-021-1/+2
* spi: spi-s3c64xx: Ensure cur_speed holds actual clock valueŁukasz Stelmach2020-10-021-0/+1
* spi: spi-s3c64xx: Fix doc comment for struct s3c64xx_spi_driver_dataŁukasz Stelmach2020-10-021-4/+1
* spi: spi-s3c64xx: Rename S3C64XX_SPI_SLAVE_* to S3C64XX_SPI_CS_*Łukasz Stelmach2020-10-021-13/+13
* spi: spi-s3c64xx: Report more information when errors occurŁukasz Stelmach2020-10-021-4/+15
* spi: spi-s3c64xx: Check return valuesŁukasz Stelmach2020-10-021-9/+41
* spi: spi-s3s64xx: Add S3C64XX_SPI_QUIRK_CS_AUTO for Exynos3250Łukasz Stelmach2020-10-021-0/+1
* spi: spi-s3c64xx: swap s3c64xx_spi_set_cs() and s3c64xx_enable_datapath()Łukasz Stelmach2020-10-021-2/+2
* Merge series "spi: spi-mtk-nor: make use of full capability of program mode" ...Mark Brown2020-10-011-21/+158
|\
| * spi: spi-mtk-nor: fix op checks in supports_opChuanhong Guo2020-10-011-12/+9
| * spi: spi-mtk-nor: add helper for checking prg mode opsChuanhong Guo2020-10-011-7/+69
| * spi: spi-mtk-nor: make use of full capability of prg modeChuanhong Guo2020-10-011-2/+80
* | spi: spi-stm32: remove redundant irqsave and irqrestore in hardIRQBarry Song2020-10-011-5/+4
* | spi: spi-tegra20-sflash: remove redundant irqsave and irqrestore in hardIRQBarry Song2020-10-011-3/+2
* | spi: atmel: Exposing effective spi speedThomas Kopp2020-10-011-0/+1
|/
* Merge series "spi: dw: Add full Baikal-T1 SPI Controllers support" from Serge...Mark Brown2020-09-293-65/+42
|\
| * spi: spi-dw: Remove extraneous lockingSerge Semin2020-09-292-13/+2
| * spi: dw: Add KeemBay Master capabilitySerge Semin2020-09-293-17/+15
| * spi: dw: Convert CS-override to DW SPI capabilitiesSerge Semin2020-09-293-4/+9
| * spi: dw: Discard DW SSI chip type storagesSerge Semin2020-09-292-5/+2
| * spi: dw: Use relaxed IO-methods to access FIFOsSerge Semin2020-09-291-14/+4
| * spi: dw: Disable all IRQs when controller is unusedSerge Semin2020-09-291-5/+5
| * spi: dw: Clear IRQ status on DW SPI controller resetSerge Semin2020-09-291-3/+4
| * spi: dw: Initialize n_bytes before the memory barrierSerge Semin2020-09-291-1/+1
| * spi: dw: Discard IRQ threshold macroSerge Semin2020-09-291-3/+0
* | spi: dw-dma: Add one-by-one SG list entries transferSerge Semin2020-09-292-1/+137
* | spi: dw-dma: Pass exact data to the DMA submit and wait methodsSerge Semin2020-09-291-18/+17
* | spi: dw-dma: Move DMAC register cleanup to DMA transfer methodSerge Semin2020-09-291-9/+8
* | spi: dw-dma: Detach DMA transfer into a dedicated methodSerge Semin2020-09-291-2/+10
* | spi: dw-dma: Remove DMA Tx-desc passing aroundSerge Semin2020-09-291-17/+14
* | spi: dw-dma: Check DMA Tx-desc submission statusSerge Semin2020-09-291-2/+18
* | spi: dw-dma: Move DMA transfers submission to the channels prep methodsSerge Semin2020-09-291-10/+12
* | spi: dw-dma: Check rx_buf availability in the xfer methodSerge Semin2020-09-291-7/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-01 04:48:37 +0000