Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174 | Thomas Gleixner | 2019-05-30 | 1 | -9/+1 |
* | clk: mediatek: update missing clock data for MT7622 audsys | Ryder Lee | 2018-03-19 | 1 | -1/+2 |
* | clk: mediatek: add clocks dt-bindings required header for MT7622 SoC | Chen Zhong | 2017-11-02 | 1 | -0/+289 |