summaryrefslogtreecommitdiffstats
path: root/tools/testing/cxl
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'for-6.3/cxl-rr-emu' into cxl/nextDan Williams2023-02-144-12/+37
|\
| * cxl/hdm: Create emulated cxl_hdm for devices that do not have HDM decodersDave Jiang2023-02-143-5/+9
| * cxl/hdm: Emulate HDM decoder from DVSEC range registersDave Jiang2023-02-143-5/+8
| * cxl/port: Export cxl_dvsec_rr_decode() to cxl_portDave Jiang2023-02-142-2/+20
* | Merge branch 'for-6.3/cxl-ram-region' into cxl/nextDan Williams2023-02-101-10/+137
|\ \
| * | tools/testing/cxl: Define a fixed volatile configuration to parseDan Williams2023-02-101-10/+137
* | | Merge branch 'for-6.3/cxl-events' into cxl/nextDan Williams2023-02-072-1/+353
|\ \ \
| * | | cxl/test: Simulate event log overflowIra Weiny2023-01-261-1/+49
| * | | cxl/test: Add specific eventsIra Weiny2023-01-261-0/+73
| * | | cxl/test: Add generic mock eventsIra Weiny2023-01-262-1/+232
| |/ /
* / / tools/testing/cxl: Remove cxl_test module math loading messageAlison Schofield2023-01-261-3/+1
|/ /
* | tools/testing/cxl: require 64-bitLuis Chamberlain2023-01-251-0/+1
* | tools/testing/cxl: Prevent cxl_test from confusing production modulesDan Williams2023-01-058-0/+69
* | cxl/pci: Move tracepoint definitions to drivers/cxl/core/Dan Williams2023-01-041-0/+2
|/
* tools/testing/cxl: Require cache invalidation bypassDan Williams2022-12-051-0/+2
* Merge branch 'for-6.2/cxl-xor' into for-6.2/cxlDan Williams2022-12-051-2/+114
|\
| * tools/testing/cxl: Add XOR Math support to cxl_testAlison Schofield2022-12-031-3/+115
* | Merge branch 'for-6.2/cxl-security' into for-6.2/cxlDan Williams2022-12-052-7/+407
|\ \
| * | tools/testing/cxl: add mechanism to lock mem device for testingDave Jiang2022-12-011-4/+44
| * | tools/testing/cxl: Add "passphrase secure erase" opcode supportDave Jiang2022-12-011-0/+102
| * | tools/testing/cxl: Add "Unlock" security opcode supportDave Jiang2022-12-011-0/+45
| * | tools/testing/cxl: Add "Freeze Security State" security opcode supportDave Jiang2022-12-011-0/+20
| * | tools/testing/cxl: Add "Disable" security opcode supportDave Jiang2022-12-011-0/+74
| * | tools/testing/cxl: Add "Set Passphrase" opcode supportDave Jiang2022-12-011-0/+88
| * | tools/testing/cxl: Add "Get Security State" opcode supportDave Jiang2022-12-011-7/+37
| * | cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operationDave Jiang2022-11-301-0/+1
* | | tools/testing/cxl: Add an RCH topologyDan Williams2022-12-052-11/+176
* | | cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter2022-12-034-0/+33
* | | tools/testing/cxl: Make mock CEDT parsing more robustDan Williams2022-12-021-4/+6
* | | cxl/pmem: Refactor nvdimm device registration, delete the workqueueDan Williams2022-12-021-3/+0
|/ /
* | tools/testing/cxl: Add bridge mocking supportDan Williams2022-11-141-2/+8
* | cxl: Unify debug messages when calling devm_cxl_add_dport()Robert Richter2022-11-141-8/+1
|/
* tools/testing/cxl: Add a single-port host-bridge regression configDan Williams2022-11-041-19/+278
* tools/testing/cxl: Fix some error exitsDan Williams2022-11-041-2/+2
* cxl/hdm: Commit decoder state to hardwareDan Williams2022-07-251-0/+46
* cxl/region: Add region creation supportBen Widawsky2022-07-211-0/+1
* cxl/core: Define a 'struct cxl_endpoint_decoder'Dan Williams2022-07-211-3/+7
* cxl/core: Define a 'struct cxl_switch_decoder'Dan Williams2022-07-211-7/+16
* tools/testing/cxl: Fix decoder default stateDan Williams2022-07-101-1/+0
* tools/testing/cxl: Add partition supportDan Williams2022-07-102-63/+28
* tools/testing/cxl: Expand CFMWS windowsDan Williams2022-07-101-5/+5
* tools/testing/cxl: Move cxl_test resources to the top of memoryDan Williams2022-07-101-1/+2
* cxl/mem: Convert partition-info to resourcesDan Williams2022-07-091-1/+1
* cxl/core: Rename ->decoder_range ->hpa_rangeDan Williams2022-07-091-1/+1
* tools/testing/cxl: Fix cxl_hdm_decode_init() calling conventionDan Williams2022-06-281-3/+5
* cxl/port: Reuse 'struct cxl_hdm' context for hdm initDan Williams2022-05-191-2/+3
* cxl/pci: Drop @info argument to cxl_hdm_decode_init()Dan Williams2022-05-191-6/+3
* cxl/mem: Merge cxl_dvsec_ranges() and cxl_hdm_decode_init()Dan Williams2022-05-193-16/+5
* cxl/mem: Consolidate CXL DVSEC Range enumeration in the coreDan Williams2022-05-193-10/+17
* cxl/pci: Move cxl_await_media_ready() to the coreDan Williams2022-05-193-7/+16
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 07:58:01 +0000