summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/net/dsa/marvell,mv88e6xxx.yaml
blob: 19f15bdd1c97692854281c1ad46a1edab5608e6d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/dsa/marvell,mv88e6xxx.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Marvell MV88E6xxx DSA switch family

maintainers:
  - Andrew Lunn <andrew@lunn.ch>

description:
  The Marvell MV88E6xxx switch series has been produced and sold
  by Marvell since at least 2008. The switch has a few compatibles which
  just indicate the base address of the switch, then operating systems
  can investigate switch ID registers to find out which actual version
  of the switch it is dealing with.

properties:
  compatible:
    oneOf:
      - enum:
          - marvell,mv88e6085
          - marvell,mv88e6190
          - marvell,mv88e6250
        description: |
          marvell,mv88e6085: This switch uses base address 0x10.
            This switch and its siblings will be autodetected from
            ID registers found in the switch, so only "marvell,mv88e6085" should be
            specified. This includes the following list of MV88Exxxx switches:
            6085, 6095, 6097, 6123, 6131, 6141, 6161, 6165, 6171, 6172, 6175, 6176,
            6185, 6240, 6320, 6321, 6341, 6350, 6351, 6352
          marvell,mv88e6190: This switch uses base address 0x00.
            This switch and its siblings will be autodetected from
            ID registers found in the switch, so only "marvell,mv88e6190" should be
            specified. This includes the following list of MV88Exxxx switches:
            6190, 6190X, 6191, 6290, 6361, 6390, 6390X
          marvell,mv88e6250: This switch uses base address 0x08 or 0x18.
            This switch and its siblings will be autodetected from
            ID registers found in the switch, so only "marvell,mv88e6250" should be
            specified. This includes the following list of MV88Exxxx switches:
            6220, 6250
      - items:
          - const: marvell,turris-mox-mv88e6085
          - const: marvell,mv88e6085
      - items:
          - const: marvell,turris-mox-mv88e6190
          - const: marvell,mv88e6190

  reg:
    maxItems: 1

  eeprom-length:
    $ref: /schemas/types.yaml#/definitions/uint32
    description: Set to the length of an EEPROM connected to the switch. Must be
      set if the switch can not detect the presence and/or size of a connected
      EEPROM, otherwise optional.

  reset-gpios:
    description:
      GPIO to be used to reset the whole device
    maxItems: 1

  interrupts:
    description: The switch provides an external interrupt line, but it is
      not always used by target systems.
    maxItems: 1

  interrupt-controller:
    description: The switch has an internal interrupt controller used by
      the different sub-blocks.

  '#interrupt-cells':
    description: The internal interrupt controller only supports triggering
      on active high level interrupts so the second cell must alway be set to
      IRQ_TYPE_LEVEL_HIGH.
    const: 2

  mdio:
    $ref: /schemas/net/mdio.yaml#
    unevaluatedProperties: false
    description: Marvell MV88E6xxx switches have an varying combination of
      internal and external MDIO buses, in some cases a combined bus that
      can be used both internally and externally. This node is for the
      primary bus, used internally and sometimes also externally.

  mdio-external:
    $ref: /schemas/net/mdio.yaml#
    unevaluatedProperties: false
    description: Marvell MV88E6xxx switches that have a separate external
      MDIO bus use this port to access external components on the MDIO bus.

    properties:
      compatible:
        const: marvell,mv88e6xxx-mdio-external

    required:
      - compatible

allOf:
  - $ref: dsa.yaml#/$defs/ethernet-ports

required:
  - compatible
  - reg

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/gpio/gpio.h>
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethernet-switch@0 {
            compatible = "marvell,mv88e6085";
            reg = <0>;
            reset-gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;

            mdio {
                #address-cells = <1>;
                #size-cells = <0>;

                sw_phy0: ethernet-phy@0 {
                    reg = <0x0>;
                };

                sw_phy1: ethernet-phy@1 {
                    reg = <0x1>;
                };

                sw_phy2: ethernet-phy@2 {
                    reg = <0x2>;
                };

                sw_phy3: ethernet-phy@3 {
                    reg = <0x3>;
                };
            };

            ethernet-ports {
                #address-cells = <1>;
                #size-cells = <0>;

                ethernet-port@0 {
                    reg = <0>;
                    label = "lan4";
                    phy-handle = <&sw_phy0>;
                    phy-mode = "internal";
                };

                ethernet-port@1 {
                    reg = <1>;
                    label = "lan3";
                    phy-handle = <&sw_phy1>;
                    phy-mode = "internal";
                };

                ethernet-port@2 {
                    reg = <2>;
                    label = "lan2";
                    phy-handle = <&sw_phy2>;
                    phy-mode = "internal";
                };

                ethernet-port@3 {
                    reg = <3>;
                    label = "lan1";
                    phy-handle = <&sw_phy3>;
                    phy-mode = "internal";
                };

                ethernet-port@5 {
                    reg = <5>;
                    ethernet = <&fec>;
                    phy-mode = "rgmii-id";

                    fixed-link {
                        speed = <1000>;
                        full-duplex;
                    };
                };
            };
        };
    };
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethernet-switch@0 {
            compatible = "marvell,mv88e6190";
            #interrupt-cells = <2>;
            interrupt-controller;
            interrupt-parent = <&gpio1>;
            interrupts = <7 IRQ_TYPE_LEVEL_LOW>;
            pinctrl-0 = <&switch_interrupt_pins>;
            pinctrl-names = "default";
            reg = <0>;

            mdio {
                #address-cells = <1>;
                #size-cells = <0>;

                switch0phy1: ethernet-phy@1 {
                    reg = <0x1>;
                };

                switch0phy2: ethernet-phy@2 {
                    reg = <0x2>;
                };

                switch0phy3: ethernet-phy@3 {
                    reg = <0x3>;
                };

                switch0phy4: ethernet-phy@4 {
                    reg = <0x4>;
                };

                switch0phy5: ethernet-phy@5 {
                    reg = <0x5>;
                };

                switch0phy6: ethernet-phy@6 {
                    reg = <0x6>;
                };

                switch0phy7: ethernet-phy@7 {
                    reg = <0x7>;
                };

                switch0phy8: ethernet-phy@8 {
                    reg = <0x8>;
                };
            };

            mdio-external {
                compatible = "marvell,mv88e6xxx-mdio-external";
                #address-cells = <1>;
                #size-cells = <0>;

                phy1: ethernet-phy@b {
                    reg = <0xb>;
                    compatible = "ethernet-phy-ieee802.3-c45";
                };

                phy2: ethernet-phy@c {
                    reg = <0xc>;
                    compatible = "ethernet-phy-ieee802.3-c45";
                };
            };

            ethernet-ports {
                #address-cells = <1>;
                #size-cells = <0>;

                ethernet-port@0 {
                    ethernet = <&eth0>;
                    phy-mode = "rgmii";
                    reg = <0>;

                    fixed-link {
                        full-duplex;
                        pause;
                        speed = <1000>;
                    };
                };

                ethernet-port@1 {
                    label = "lan1";
                    phy-handle = <&switch0phy1>;
                    reg = <1>;
                };

                ethernet-port@2 {
                    label = "lan2";
                    phy-handle = <&switch0phy2>;
                    reg = <2>;
                };

                ethernet-port@3 {
                    label = "lan3";
                    phy-handle = <&switch0phy3>;
                    reg = <3>;
                };

                ethernet-port@4 {
                    label = "lan4";
                    phy-handle = <&switch0phy4>;
                    reg = <4>;
                };

                ethernet-port@5 {
                    label = "lan5";
                    phy-handle = <&switch0phy5>;
                    reg = <5>;
                };

                ethernet-port@6 {
                    label = "lan6";
                    phy-handle = <&switch0phy6>;
                    reg = <6>;
                };

                ethernet-port@7 {
                    label = "lan7";
                    phy-handle = <&switch0phy7>;
                    reg = <7>;
                };

                ethernet-port@8 {
                    label = "lan8";
                    phy-handle = <&switch0phy8>;
                    reg = <8>;
                };

                ethernet-port@9 {
                    /* 88X3310P external phy */
                    label = "lan9";
                    phy-handle = <&phy1>;
                    phy-mode = "xaui";
                    reg = <9>;
                };

                ethernet-port@a {
                    /* 88X3310P external phy */
                    label = "lan10";
                    phy-handle = <&phy2>;
                    phy-mode = "xaui";
                    reg = <0xa>;
                };
            };
        };
    };