summaryrefslogtreecommitdiffstats
path: root/include/linux/mfd/mc13783-private.h
blob: 47e698cb0f16264572c07a611de386686214555e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
/*
 * Copyright 2009 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
 *
 * Initial development of this code was funded by
 * Phytec Messtechnik GmbH, http://www.phytec.de
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#ifndef __LINUX_MFD_MC13783_PRIV_H
#define __LINUX_MFD_MC13783_PRIV_H

#include <linux/platform_device.h>
#include <linux/mfd/mc13783.h>
#include <linux/workqueue.h>
#include <linux/mutex.h>

struct mc13783_irq {
	void (*handler)(int, void *);
	void *data;
};

#define MC13783_NUM_IRQ		2
#define MC13783_IRQ_TS		0
#define MC13783_IRQ_REGULATOR	1

#define MC13783_ADC_MODE_TS		1
#define MC13783_ADC_MODE_SINGLE_CHAN	2
#define MC13783_ADC_MODE_MULT_CHAN	3

struct mc13783 {
	int revision;
	struct device *dev;
	struct spi_device *spi_device;

	int (*read_dev)(void *data, char reg, int count, u32 *dst);
	int (*write_dev)(void *data, char reg, int count, const u32 *src);

	struct mutex io_lock;
	void *io_data;
	int irq;
	unsigned int flags;

	struct mc13783_irq irq_handler[MC13783_NUM_IRQ];
	struct work_struct work;
	struct completion adc_done;
	unsigned int ts_active;
	struct mutex adc_conv_lock;

	struct mc13783_regulator_init_data *regulators;
	int num_regulators;
};

int mc13783_reg_read(struct mc13783 *, int reg_num, u32 *);
int mc13783_reg_write(struct mc13783 *, int, u32);
int mc13783_set_bits(struct mc13783 *, int, u32, u32);
int mc13783_free_irq(struct mc13783 *mc13783, int irq);
int mc13783_register_irq(struct mc13783 *mc13783, int irq,
		void (*handler) (int, void *), void *data);

#define MC13783_REG_INTERRUPT_STATUS_0		 0
#define MC13783_REG_INTERRUPT_MASK_0		 1
#define MC13783_REG_INTERRUPT_SENSE_0		 2
#define MC13783_REG_INTERRUPT_STATUS_1		 3
#define MC13783_REG_INTERRUPT_MASK_1		 4
#define MC13783_REG_INTERRUPT_SENSE_1		 5
#define MC13783_REG_POWER_UP_MODE_SENSE		 6
#define MC13783_REG_REVISION			 7
#define MC13783_REG_SEMAPHORE			 8
#define MC13783_REG_ARBITRATION_PERIPHERAL_AUDIO 9
#define MC13783_REG_ARBITRATION_SWITCHERS	10
#define MC13783_REG_ARBITRATION_REGULATORS_0	11
#define MC13783_REG_ARBITRATION_REGULATORS_1	12
#define MC13783_REG_POWER_CONTROL_0		13
#define MC13783_REG_POWER_CONTROL_1		14
#define MC13783_REG_POWER_CONTROL_2		15
#define MC13783_REG_REGEN_ASSIGNMENT		16
#define MC13783_REG_CONTROL_SPARE		17
#define MC13783_REG_MEMORY_A			18
#define MC13783_REG_MEMORY_B			19
#define MC13783_REG_RTC_TIME			20
#define MC13783_REG_RTC_ALARM			21
#define MC13783_REG_RTC_DAY			22
#define MC13783_REG_RTC_DAY_ALARM		23
#define MC13783_REG_SWITCHERS_0			24
#define MC13783_REG_SWITCHERS_1			25
#define MC13783_REG_SWITCHERS_2			26
#define MC13783_REG_SWITCHERS_3			27
#define MC13783_REG_SWITCHERS_4			28
#define MC13783_REG_SWITCHERS_5			29
#define MC13783_REG_REGULATOR_SETTING_0		30
#define MC13783_REG_REGULATOR_SETTING_1		31
#define MC13783_REG_REGULATOR_MODE_0		32
#define MC13783_REG_REGULATOR_MODE_1		33
#define MC13783_REG_POWER_MISCELLANEOUS		34
#define MC13783_REG_POWER_SPARE			35
#define MC13783_REG_AUDIO_RX_0			36
#define MC13783_REG_AUDIO_RX_1			37
#define MC13783_REG_AUDIO_TX			38
#define MC13783_REG_AUDIO_SSI_NETWORK		39
#define MC13783_REG_AUDIO_CODEC			40
#define MC13783_REG_AUDIO_STEREO_DAC		41
#define MC13783_REG_AUDIO_SPARE			42
#define MC13783_REG_ADC_0			43
#define MC13783_REG_ADC_1			44
#define MC13783_REG_ADC_2			45
#define MC13783_REG_ADC_3			46
#define MC13783_REG_ADC_4			47
#define MC13783_REG_CHARGER			48
#define MC13783_REG_USB				49
#define MC13783_REG_CHARGE_USB_SPARE		50
#define MC13783_REG_LED_CONTROL_0		51
#define MC13783_REG_LED_CONTROL_1		52
#define MC13783_REG_LED_CONTROL_2		53
#define MC13783_REG_LED_CONTROL_3		54
#define MC13783_REG_LED_CONTROL_4		55
#define MC13783_REG_LED_CONTROL_5		56
#define MC13783_REG_SPARE			57
#define MC13783_REG_TRIM_0			58
#define MC13783_REG_TRIM_1			59
#define MC13783_REG_TEST_0			60
#define MC13783_REG_TEST_1			61
#define MC13783_REG_TEST_2			62
#define MC13783_REG_TEST_3			63
#define MC13783_REG_NB				64


/*
 * Interrupt Status
 */
#define MC13783_INT_STAT_ADCDONEI	(1 << 0)
#define MC13783_INT_STAT_ADCBISDONEI	(1 << 1)
#define MC13783_INT_STAT_TSI		(1 << 2)
#define MC13783_INT_STAT_WHIGHI		(1 << 3)
#define MC13783_INT_STAT_WLOWI		(1 << 4)
#define MC13783_INT_STAT_CHGDETI	(1 << 6)
#define MC13783_INT_STAT_CHGOVI		(1 << 7)
#define MC13783_INT_STAT_CHGREVI	(1 << 8)
#define MC13783_INT_STAT_CHGSHORTI	(1 << 9)
#define MC13783_INT_STAT_CCCVI		(1 << 10)
#define MC13783_INT_STAT_CHGCURRI	(1 << 11)
#define MC13783_INT_STAT_BPONI		(1 << 12)
#define MC13783_INT_STAT_LOBATLI	(1 << 13)
#define MC13783_INT_STAT_LOBATHI	(1 << 14)
#define MC13783_INT_STAT_UDPI		(1 << 15)
#define MC13783_INT_STAT_USBI		(1 << 16)
#define MC13783_INT_STAT_IDI		(1 << 19)
#define MC13783_INT_STAT_Unused		(1 << 20)
#define MC13783_INT_STAT_SE1I		(1 << 21)
#define MC13783_INT_STAT_CKDETI		(1 << 22)
#define MC13783_INT_STAT_UDMI		(1 << 23)

/*
 * Interrupt Mask
 */
#define MC13783_INT_MASK_ADCDONEM	(1 << 0)
#define MC13783_INT_MASK_ADCBISDONEM	(1 << 1)
#define MC13783_INT_MASK_TSM		(1 << 2)
#define MC13783_INT_MASK_WHIGHM		(1 << 3)
#define MC13783_INT_MASK_WLOWM		(1 << 4)
#define MC13783_INT_MASK_CHGDETM	(1 << 6)
#define MC13783_INT_MASK_CHGOVM		(1 << 7)
#define MC13783_INT_MASK_CHGREVM	(1 << 8)
#define MC13783_INT_MASK_CHGSHORTM	(1 << 9)
#define MC13783_INT_MASK_CCCVM		(1 << 10)
#define MC13783_INT_MASK_CHGCURRM	(1 << 11)
#define MC13783_INT_MASK_BPONM		(1 << 12)
#define MC13783_INT_MASK_LOBATLM	(1 << 13)
#define MC13783_INT_MASK_LOBATHM	(1 << 14)
#define MC13783_INT_MASK_UDPM		(1 << 15)
#define MC13783_INT_MASK_USBM		(1 << 16)
#define MC13783_INT_MASK_IDM		(1 << 19)
#define MC13783_INT_MASK_SE1M		(1 << 21)
#define MC13783_INT_MASK_CKDETM		(1 << 22)

/*
 * Reg Regulator Mode 0
 */
#define MC13783_REGCTRL_VAUDIO_EN	(1 << 0)
#define MC13783_REGCTRL_VAUDIO_STBY	(1 << 1)
#define MC13783_REGCTRL_VAUDIO_MODE	(1 << 2)
#define MC13783_REGCTRL_VIOHI_EN	(1 << 3)
#define MC13783_REGCTRL_VIOHI_STBY	(1 << 4)
#define MC13783_REGCTRL_VIOHI_MODE	(1 << 5)
#define MC13783_REGCTRL_VIOLO_EN	(1 << 6)
#define MC13783_REGCTRL_VIOLO_STBY 	(1 << 7)
#define MC13783_REGCTRL_VIOLO_MODE	(1 << 8)
#define MC13783_REGCTRL_VDIG_EN		(1 << 9)
#define MC13783_REGCTRL_VDIG_STBY	(1 << 10)
#define MC13783_REGCTRL_VDIG_MODE	(1 << 11)
#define MC13783_REGCTRL_VGEN_EN		(1 << 12)
#define MC13783_REGCTRL_VGEN_STBY	(1 << 13)
#define MC13783_REGCTRL_VGEN_MODE	(1 << 14)
#define MC13783_REGCTRL_VRFDIG_EN	(1 << 15)
#define MC13783_REGCTRL_VRFDIG_STBY	(1 << 16)
#define MC13783_REGCTRL_VRFDIG_MODE	(1 << 17)
#define MC13783_REGCTRL_VRFREF_EN	(1 << 18)
#define MC13783_REGCTRL_VRFREF_STBY	(1 << 19)
#define MC13783_REGCTRL_VRFREF_MODE	(1 << 20)
#define MC13783_REGCTRL_VRFCP_EN	(1 << 21)
#define MC13783_REGCTRL_VRFCP_STBY	(1 << 22)
#define MC13783_REGCTRL_VRFCP_MODE	(1 << 23)

/*
 * Reg Regulator Mode 1
 */
#define MC13783_REGCTRL_VSIM_EN		(1 << 0)
#define MC13783_REGCTRL_VSIM_STBY	(1 << 1)
#define MC13783_REGCTRL_VSIM_MODE	(1 << 2)
#define MC13783_REGCTRL_VESIM_EN	(1 << 3)
#define MC13783_REGCTRL_VESIM_STBY	(1 << 4)
#define MC13783_REGCTRL_VESIM_MODE	(1 << 5)
#define MC13783_REGCTRL_VCAM_EN		(1 << 6)
#define MC13783_REGCTRL_VCAM_STBY	(1 << 7)
#define MC13783_REGCTRL_VCAM_MODE	(1 << 8)
#define	MC13783_REGCTRL_VRFBG_EN	(1 << 9)
#define MC13783_REGCTRL_VRFBG_STBY	(1 << 10)
#define MC13783_REGCTRL_VVIB_EN		(1 << 11)
#define MC13783_REGCTRL_VRF1_EN		(1 << 12)
#define MC13783_REGCTRL_VRF1_STBY	(1 << 13)
#define MC13783_REGCTRL_VRF1_MODE	(1 << 14)
#define MC13783_REGCTRL_VRF2_EN		(1 << 15)
#define MC13783_REGCTRL_VRF2_STBY	(1 << 16)
#define MC13783_REGCTRL_VRF2_MODE	(1 << 17)
#define MC13783_REGCTRL_VMMC1_EN	(1 << 18)
#define MC13783_REGCTRL_VMMC1_STBY	(1 << 19)
#define MC13783_REGCTRL_VMMC1_MODE	(1 << 20)
#define MC13783_REGCTRL_VMMC2_EN	(1 << 21)
#define MC13783_REGCTRL_VMMC2_STBY	(1 << 22)
#define MC13783_REGCTRL_VMMC2_MODE	(1 << 23)

/*
 * Reg Regulator Misc.
 */
#define MC13783_REGCTRL_GPO1_EN		(1 << 6)
#define MC13783_REGCTRL_GPO2_EN		(1 << 8)
#define MC13783_REGCTRL_GPO3_EN		(1 << 10)
#define MC13783_REGCTRL_GPO4_EN		(1 << 12)
#define MC13783_REGCTRL_VIBPINCTRL	(1 << 14)

/*
 * Reg Switcher 4
 */
#define MC13783_SWCTRL_SW1A_MODE	(1 << 0)
#define MC13783_SWCTRL_SW1A_STBY_MODE	(1 << 2)
#define MC13783_SWCTRL_SW1A_DVS_SPEED	(1 << 6)
#define MC13783_SWCTRL_SW1A_PANIC_MODE	(1 << 8)
#define MC13783_SWCTRL_SW1A_SOFTSTART	(1 << 9)
#define MC13783_SWCTRL_SW1B_MODE	(1 << 10)
#define MC13783_SWCTRL_SW1B_STBY_MODE	(1 << 12)
#define MC13783_SWCTRL_SW1B_DVS_SPEED	(1 << 14)
#define MC13783_SWCTRL_SW1B_PANIC_MODE	(1 << 16)
#define MC13783_SWCTRL_SW1B_SOFTSTART	(1 << 17)
#define MC13783_SWCTRL_PLL_EN		(1 << 18)
#define MC13783_SWCTRL_PLL_FACTOR	(1 << 19)

/*
 * Reg Switcher 5
 */
#define MC13783_SWCTRL_SW2A_MODE	(1 << 0)
#define MC13783_SWCTRL_SW2A_STBY_MODE	(1 << 2)
#define MC13783_SWCTRL_SW2A_DVS_SPEED	(1 << 6)
#define MC13783_SWCTRL_SW2A_PANIC_MODE	(1 << 8)
#define MC13783_SWCTRL_SW2A_SOFTSTART	(1 << 9)
#define MC13783_SWCTRL_SW2B_MODE	(1 << 10)
#define MC13783_SWCTRL_SW2B_STBY_MODE	(1 << 12)
#define MC13783_SWCTRL_SW2B_DVS_SPEED	(1 << 14)
#define MC13783_SWCTRL_SW2B_PANIC_MODE	(1 << 16)
#define MC13783_SWCTRL_SW2B_SOFTSTART	(1 << 17)
#define MC13783_SWSET_SW3		(1 << 18)
#define MC13783_SWCTRL_SW3_EN		(1 << 20)
#define MC13783_SWCTRL_SW3_STBY		(1 << 21)
#define MC13783_SWCTRL_SW3_MODE		(1 << 22)

/*
 * ADC/Touch
 */
#define MC13783_ADC0_LICELLCON		(1 << 0)
#define MC13783_ADC0_CHRGICON		(1 << 1)
#define MC13783_ADC0_BATICON		(1 << 2)
#define MC13783_ADC0_RTHEN 		(1 << 3)
#define MC13783_ADC0_DTHEN		(1 << 4)
#define MC13783_ADC0_UIDEN		(1 << 5)
#define MC13783_ADC0_ADOUTEN 		(1 << 6)
#define MC13783_ADC0_ADOUTPER		(1 << 7)
#define MC13783_ADC0_ADREFEN		(1 << 10)
#define MC13783_ADC0_ADREFMODE		(1 << 11)
#define MC13783_ADC0_TSMOD0		(1 << 12)
#define MC13783_ADC0_TSMOD1		(1 << 13)
#define MC13783_ADC0_TSMOD2		(1 << 14)
#define MC13783_ADC0_CHRGRAWDIV		(1 << 15)
#define MC13783_ADC0_ADINC1		(1 << 16)
#define MC13783_ADC0_ADINC2		(1 << 17)
#define MC13783_ADC0_WCOMP		(1 << 18)
#define MC13783_ADC0_ADCBIS0		(1 << 23)

#define MC13783_ADC1_ADEN		(1 << 0)
#define MC13783_ADC1_RAND		(1 << 1)
#define MC13783_ADC1_ADSEL		(1 << 3)
#define MC13783_ADC1_TRIGMASK		(1 << 4)
#define MC13783_ADC1_ADA10		(1 << 5)
#define MC13783_ADC1_ADA11		(1 << 6)
#define MC13783_ADC1_ADA12		(1 << 7)
#define MC13783_ADC1_ADA20		(1 << 8)
#define MC13783_ADC1_ADA21		(1 << 9)
#define MC13783_ADC1_ADA22		(1 << 10)
#define MC13783_ADC1_ATO0		(1 << 11)
#define MC13783_ADC1_ATO1		(1 << 12)
#define MC13783_ADC1_ATO2		(1 << 13)
#define MC13783_ADC1_ATO3		(1 << 14)
#define MC13783_ADC1_ATO4		(1 << 15)
#define MC13783_ADC1_ATO5		(1 << 16)
#define MC13783_ADC1_ATO6		(1 << 17)
#define MC13783_ADC1_ATO7		(1 << 18)
#define MC13783_ADC1_ATOX		(1 << 19)
#define MC13783_ADC1_ASC		(1 << 20)
#define MC13783_ADC1_ADTRIGIGN		(1 << 21)
#define MC13783_ADC1_ADONESHOT		(1 << 22)
#define MC13783_ADC1_ADCBIS1		(1 << 23)

#define MC13783_ADC1_CHAN0_SHIFT	5
#define MC13783_ADC1_CHAN1_SHIFT	8

#define MC13783_ADC2_ADD10		(1 << 2)
#define MC13783_ADC2_ADD11		(1 << 3)
#define MC13783_ADC2_ADD12		(1 << 4)
#define MC13783_ADC2_ADD13		(1 << 5)
#define MC13783_ADC2_ADD14		(1 << 6)
#define MC13783_ADC2_ADD15		(1 << 7)
#define MC13783_ADC2_ADD16		(1 << 8)
#define MC13783_ADC2_ADD17		(1 << 9)
#define MC13783_ADC2_ADD18		(1 << 10)
#define MC13783_ADC2_ADD19		(1 << 11)
#define MC13783_ADC2_ADD20		(1 << 14)
#define MC13783_ADC2_ADD21		(1 << 15)
#define MC13783_ADC2_ADD22		(1 << 16)
#define MC13783_ADC2_ADD23		(1 << 17)
#define MC13783_ADC2_ADD24		(1 << 18)
#define MC13783_ADC2_ADD25		(1 << 19)
#define MC13783_ADC2_ADD26		(1 << 20)
#define MC13783_ADC2_ADD27		(1 << 21)
#define MC13783_ADC2_ADD28		(1 << 22)
#define MC13783_ADC2_ADD29		(1 << 23)

#define MC13783_ADC3_WHIGH0		(1 << 0)
#define MC13783_ADC3_WHIGH1		(1 << 1)
#define MC13783_ADC3_WHIGH2		(1 << 2)
#define MC13783_ADC3_WHIGH3		(1 << 3)
#define MC13783_ADC3_WHIGH4		(1 << 4)
#define MC13783_ADC3_WHIGH5		(1 << 5)
#define MC13783_ADC3_ICID0		(1 << 6)
#define MC13783_ADC3_ICID1		(1 << 7)
#define MC13783_ADC3_ICID2		(1 << 8)
#define MC13783_ADC3_WLOW0		(1 << 9)
#define MC13783_ADC3_WLOW1		(1 << 10)
#define MC13783_ADC3_WLOW2		(1 << 11)
#define MC13783_ADC3_WLOW3		(1 << 12)
#define MC13783_ADC3_WLOW4		(1 << 13)
#define MC13783_ADC3_WLOW5		(1 << 14)
#define MC13783_ADC3_ADCBIS2		(1 << 23)

#define MC13783_ADC4_ADDBIS10		(1 << 2)
#define MC13783_ADC4_ADDBIS11		(1 << 3)
#define MC13783_ADC4_ADDBIS12		(1 << 4)
#define MC13783_ADC4_ADDBIS13		(1 << 5)
#define MC13783_ADC4_ADDBIS14		(1 << 6)
#define MC13783_ADC4_ADDBIS15		(1 << 7)
#define MC13783_ADC4_ADDBIS16		(1 << 8)
#define MC13783_ADC4_ADDBIS17		(1 << 9)
#define MC13783_ADC4_ADDBIS18		(1 << 10)
#define MC13783_ADC4_ADDBIS19		(1 << 11)
#define MC13783_ADC4_ADDBIS20		(1 << 14)
#define MC13783_ADC4_ADDBIS21		(1 << 15)
#define MC13783_ADC4_ADDBIS22		(1 << 16)
#define MC13783_ADC4_ADDBIS23		(1 << 17)
#define MC13783_ADC4_ADDBIS24		(1 << 18)
#define MC13783_ADC4_ADDBIS25		(1 << 19)
#define MC13783_ADC4_ADDBIS26		(1 << 20)
#define MC13783_ADC4_ADDBIS27		(1 << 21)
#define MC13783_ADC4_ADDBIS28		(1 << 22)
#define MC13783_ADC4_ADDBIS29		(1 << 23)

#endif /* __LINUX_MFD_MC13783_PRIV_H */