1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
|
/*
* linux/mfd/tps65218.h
*
* Functions to access TPS65219 power management chip.
*
* Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
* kind, whether expressed or implied; without even the implied warranty
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License version 2 for more details.
*/
#ifndef __LINUX_MFD_TPS65218_H
#define __LINUX_MFD_TPS65218_H
#include <linux/i2c.h>
#include <linux/regulator/driver.h>
#include <linux/regulator/machine.h>
#include <linux/bitops.h>
/* TPS chip id list */
#define TPS65218 0xF0
/* I2C ID for TPS65218 part */
#define TPS65218_I2C_ID 0x24
/* All register addresses */
#define TPS65218_REG_CHIPID 0x00
#define TPS65218_REG_INT1 0x01
#define TPS65218_REG_INT2 0x02
#define TPS65218_REG_INT_MASK1 0x03
#define TPS65218_REG_INT_MASK2 0x04
#define TPS65218_REG_STATUS 0x05
#define TPS65218_REG_CONTROL 0x06
#define TPS65218_REG_FLAG 0x07
#define TPS65218_REG_PASSWORD 0x10
#define TPS65218_REG_ENABLE1 0x11
#define TPS65218_REG_ENABLE2 0x12
#define TPS65218_REG_CONFIG1 0x13
#define TPS65218_REG_CONFIG2 0x14
#define TPS65218_REG_CONFIG3 0x15
#define TPS65218_REG_CONTROL_DCDC1 0x16
#define TPS65218_REG_CONTROL_DCDC2 0x17
#define TPS65218_REG_CONTROL_DCDC3 0x18
#define TPS65218_REG_CONTROL_DCDC4 0x19
#define TPS65218_REG_CONTRL_SLEW_RATE 0x1A
#define TPS65218_REG_CONTROL_LDO1 0x1B
#define TPS65218_REG_SEQ1 0x20
#define TPS65218_REG_SEQ2 0x21
#define TPS65218_REG_SEQ3 0x22
#define TPS65218_REG_SEQ4 0x23
#define TPS65218_REG_SEQ5 0x24
#define TPS65218_REG_SEQ6 0x25
#define TPS65218_REG_SEQ7 0x26
/* Register field definitions */
#define TPS65218_CHIPID_CHIP_MASK 0xF8
#define TPS65218_CHIPID_REV_MASK 0x07
#define TPS65218_REV_1_0 0x0
#define TPS65218_REV_1_1 0x1
#define TPS65218_REV_2_0 0x2
#define TPS65218_REV_2_1 0x3
#define TPS65218_INT1_VPRG BIT(5)
#define TPS65218_INT1_AC BIT(4)
#define TPS65218_INT1_PB BIT(3)
#define TPS65218_INT1_HOT BIT(2)
#define TPS65218_INT1_CC_AQC BIT(1)
#define TPS65218_INT1_PRGC BIT(0)
#define TPS65218_INT2_LS3_F BIT(5)
#define TPS65218_INT2_LS2_F BIT(4)
#define TPS65218_INT2_LS1_F BIT(3)
#define TPS65218_INT2_LS3_I BIT(2)
#define TPS65218_INT2_LS2_I BIT(1)
#define TPS65218_INT2_LS1_I BIT(0)
#define TPS65218_INT_MASK1_VPRG BIT(5)
#define TPS65218_INT_MASK1_AC BIT(4)
#define TPS65218_INT_MASK1_PB BIT(3)
#define TPS65218_INT_MASK1_HOT BIT(2)
#define TPS65218_INT_MASK1_CC_AQC BIT(1)
#define TPS65218_INT_MASK1_PRGC BIT(0)
#define TPS65218_INT_MASK2_LS3_F BIT(5)
#define TPS65218_INT_MASK2_LS2_F BIT(4)
#define TPS65218_INT_MASK2_LS1_F BIT(3)
#define TPS65218_INT_MASK2_LS3_I BIT(2)
#define TPS65218_INT_MASK2_LS2_I BIT(1)
#define TPS65218_INT_MASK2_LS1_I BIT(0)
#define TPS65218_STATUS_FSEAL BIT(7)
#define TPS65218_STATUS_EE BIT(6)
#define TPS65218_STATUS_AC_STATE BIT(5)
#define TPS65218_STATUS_PB_STATE BIT(4)
#define TPS65218_STATUS_STATE_MASK 0xC
#define TPS65218_STATUS_CC_STAT 0x3
#define TPS65218_CONTROL_OFFNPFO BIT(1)
#define TPS65218_CONTROL_CC_AQ BIT(0)
#define TPS65218_FLAG_GPO3_FLG BIT(7)
#define TPS65218_FLAG_GPO2_FLG BIT(6)
#define TPS65218_FLAG_GPO1_FLG BIT(5)
#define TPS65218_FLAG_LDO1_FLG BIT(4)
#define TPS65218_FLAG_DC4_FLG BIT(3)
#define TPS65218_FLAG_DC3_FLG BIT(2)
#define TPS65218_FLAG_DC2_FLG BIT(1)
#define TPS65218_FLAG_DC1_FLG BIT(0)
#define TPS65218_ENABLE1_DC6_EN BIT(5)
#define TPS65218_ENABLE1_DC5_EN BIT(4)
#define TPS65218_ENABLE1_DC4_EN BIT(3)
#define TPS65218_ENABLE1_DC3_EN BIT(2)
#define TPS65218_ENABLE1_DC2_EN BIT(1)
#define TPS65218_ENABLE1_DC1_EN BIT(0)
#define TPS65218_ENABLE2_GPIO3 BIT(6)
#define TPS65218_ENABLE2_GPIO2 BIT(5)
#define TPS65218_ENABLE2_GPIO1 BIT(4)
#define TPS65218_ENABLE2_LS3_EN BIT(3)
#define TPS65218_ENABLE2_LS2_EN BIT(2)
#define TPS65218_ENABLE2_LS1_EN BIT(1)
#define TPS65218_ENABLE2_LDO1_EN BIT(0)
#define TPS65218_CONFIG1_TRST BIT(7)
#define TPS65218_CONFIG1_GPO2_BUF BIT(6)
#define TPS65218_CONFIG1_IO1_SEL BIT(5)
#define TPS65218_CONFIG1_PGDLY_MASK 0x18
#define TPS65218_CONFIG1_STRICT BIT(2)
#define TPS65218_CONFIG1_UVLO_MASK 0x3
#define TPS65218_CONFIG2_DC12_RST BIT(7)
#define TPS65218_CONFIG2_UVLOHYS BIT(6)
#define TPS65218_CONFIG2_LS3ILIM_MASK 0xC
#define TPS65218_CONFIG2_LS2ILIM_MASK 0x3
#define TPS65218_CONFIG3_LS3NPFO BIT(5)
#define TPS65218_CONFIG3_LS2NPFO BIT(4)
#define TPS65218_CONFIG3_LS1NPFO BIT(3)
#define TPS65218_CONFIG3_LS3DCHRG BIT(2)
#define TPS65218_CONFIG3_LS2DCHRG BIT(1)
#define TPS65218_CONFIG3_LS1DCHRG BIT(0)
#define TPS65218_CONTROL_DCDC1_PFM BIT(7)
#define TPS65218_CONTROL_DCDC1_MASK 0x7F
#define TPS65218_CONTROL_DCDC2_PFM BIT(7)
#define TPS65218_CONTROL_DCDC2_MASK 0x3F
#define TPS65218_CONTROL_DCDC3_PFM BIT(7)
#define TPS65218_CONTROL_DCDC3_MASK 0x3F
#define TPS65218_CONTROL_DCDC4_PFM BIT(7)
#define TPS65218_CONTROL_DCDC4_MASK 0x3F
#define TPS65218_SLEW_RATE_GO BIT(7)
#define TPS65218_SLEW_RATE_GODSBL BIT(6)
#define TPS65218_SLEW_RATE_SLEW_MASK 0x7
#define TPS65218_CONTROL_LDO1_MASK 0x3F
#define TPS65218_SEQ1_DLY8 BIT(7)
#define TPS65218_SEQ1_DLY7 BIT(6)
#define TPS65218_SEQ1_DLY6 BIT(5)
#define TPS65218_SEQ1_DLY5 BIT(4)
#define TPS65218_SEQ1_DLY4 BIT(3)
#define TPS65218_SEQ1_DLY3 BIT(2)
#define TPS65218_SEQ1_DLY2 BIT(1)
#define TPS65218_SEQ1_DLY1 BIT(0)
#define TPS65218_SEQ2_DLYFCTR BIT(7)
#define TPS65218_SEQ2_DLY9 BIT(0)
#define TPS65218_SEQ3_DC2_SEQ_MASK 0xF0
#define TPS65218_SEQ3_DC1_SEQ_MASK 0xF
#define TPS65218_SEQ4_DC4_SEQ_MASK 0xF0
#define TPS65218_SEQ4_DC3_SEQ_MASK 0xF
#define TPS65218_SEQ5_DC6_SEQ_MASK 0xF0
#define TPS65218_SEQ5_DC5_SEQ_MASK 0xF
#define TPS65218_SEQ6_LS1_SEQ_MASK 0xF0
#define TPS65218_SEQ6_LDO1_SEQ_MASK 0xF
#define TPS65218_SEQ7_GPO3_SEQ_MASK 0xF0
#define TPS65218_SEQ7_GPO1_SEQ_MASK 0xF
#define TPS65218_PROTECT_NONE 0
#define TPS65218_PROTECT_L1 1
enum tps65218_regulator_id {
/* DCDC's */
TPS65218_DCDC_1,
TPS65218_DCDC_2,
TPS65218_DCDC_3,
TPS65218_DCDC_4,
TPS65218_DCDC_5,
TPS65218_DCDC_6,
/* LDOs */
TPS65218_LDO_1,
/* LS's */
TPS65218_LS_3,
};
#define TPS65218_MAX_REG_ID TPS65218_LDO_1
/* Number of step-down converters available */
#define TPS65218_NUM_DCDC 6
/* Number of LDO voltage regulators available */
#define TPS65218_NUM_LDO 1
/* Number of total LS current regulators available */
#define TPS65218_NUM_LS 1
/* Number of total regulators available */
#define TPS65218_NUM_REGULATOR (TPS65218_NUM_DCDC + TPS65218_NUM_LDO \
+ TPS65218_NUM_LS)
/* Define the TPS65218 IRQ numbers */
enum tps65218_irqs {
/* INT1 registers */
TPS65218_PRGC_IRQ,
TPS65218_CC_AQC_IRQ,
TPS65218_HOT_IRQ,
TPS65218_PB_IRQ,
TPS65218_AC_IRQ,
TPS65218_VPRG_IRQ,
TPS65218_INVALID1_IRQ,
TPS65218_INVALID2_IRQ,
/* INT2 registers */
TPS65218_LS1_I_IRQ,
TPS65218_LS2_I_IRQ,
TPS65218_LS3_I_IRQ,
TPS65218_LS1_F_IRQ,
TPS65218_LS2_F_IRQ,
TPS65218_LS3_F_IRQ,
TPS65218_INVALID3_IRQ,
TPS65218_INVALID4_IRQ,
};
/**
* struct tps65218 - tps65218 sub-driver chip access routines
*
* Device data may be used to access the TPS65218 chip
*/
struct tps65218 {
struct device *dev;
unsigned int id;
u8 rev;
struct mutex tps_lock; /* lock guarding the data structure */
/* IRQ Data */
int irq;
u32 irq_mask;
struct regmap_irq_chip_data *irq_data;
struct regulator_desc desc[TPS65218_NUM_REGULATOR];
struct regmap *regmap;
u8 *strobes;
};
int tps65218_reg_write(struct tps65218 *tps, unsigned int reg,
unsigned int val, unsigned int level);
int tps65218_set_bits(struct tps65218 *tps, unsigned int reg,
unsigned int mask, unsigned int val, unsigned int level);
int tps65218_clear_bits(struct tps65218 *tps, unsigned int reg,
unsigned int mask, unsigned int level);
#endif /* __LINUX_MFD_TPS65218_H */
|
