summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/pgtable.h
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Add PCIe I/O BAR memory mappingYash Shah2019-10-281-1/+6
* riscv: Fix implicit declaration of 'page_to_section'Kefeng Wang2019-10-231-4/+1
* riscv: fix fs/proc/kcore.c compilation with sparsemem enabledDavid Abdurachmanov2019-10-231-2/+0
* RISC-V: fix virtual address overlapped in FIXADDR_START and VMEMMAP_STARTGreentime Hu2019-10-151-8/+8
* Merge tag 'riscv/for-v5.4-rc1-b' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds2019-09-271-12/+12
|\
| * RISC-V: Fix building error when CONFIG_SPARSEMEM_MANUAL=yGreentime Hu2019-09-191-12/+12
* | mm: consolidate pgtable_cache_init() and pgd_cache_init()Mike Rapoport2019-09-241-5/+0
|/
* RISC-V: Implement sparsememLogan Gunthorpe2019-08-301-0/+13
* RISC-V: Fix FIXMAP area corruption on RV32 systemsAnup Patel2019-08-281-2/+10
* RISC-V: Setup initial page tables in two stagesAnup Patel2019-07-091-0/+8
* riscv: Introduce huge page support for 32/64bit kernelAlexandre Ghiti2019-07-031-2/+6
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* RISC-V: Move setup_bootmem() to mm/init.cAnup Patel2019-02-211-0/+1
* riscv: Add pte bit to distinguish swap from invalidStefan O'Rear2019-02-111-4/+4
* riscv: remove CONFIG_MMU ifdefsChristoph Hellwig2018-01-071-4/+0
* RISC-V: Flush I$ when making a dirty page executableAndrew Waterman2017-11-301-26/+32
* RISC-V: Paging and MMUPalmer Dabbelt2017-09-261-0/+430