summaryrefslogtreecommitdiffstats
path: root/drivers/clk/imx/clk.h
Commit message (Expand)AuthorAgeFilesLines
* clk: imx: Switch wrappers to clk_hw based APIAbel Vesa2019-06-071-26/+65
* clk: imx: clk-fixup-mux: Switch to clk_hw based APIAbel Vesa2019-06-071-0/+3
* clk: imx: clk-fixup-div: Switch to clk_hw based APIAbel Vesa2019-06-071-2/+5
* clk: imx: clk-gate-exclusive: Switch to clk_hw based APIAbel Vesa2019-06-071-1/+4
* clk: imx: clk-pfd: Switch to clk_hw based APIAbel Vesa2019-06-071-1/+4
* clk: imx: clk-pllv3: Switch to clk_hw based APIAbel Vesa2019-06-071-1/+4
* clk: imx: clk-gate2: Switch to clk_hw based APIAbel Vesa2019-06-071-1/+6
* clk: imx: clk-cpu: Switch to clk_hw based APIAbel Vesa2019-06-071-1/+4
* clk: imx: clk-busy: Switch to clk_hw based APIAbel Vesa2019-06-071-2/+9
* clk: imx: Add imx_obtain_fixed_clock clk_hw based variantAbel Vesa2019-06-071-0/+3
* clk: imx: Add common API for masking MMDC handshakeAnson Huang2019-05-231-0/+1
* clk: imx: correct i.MX7D AV PLL num/denom offsetAnson Huang2019-04-291-0/+1
* clk: imx: Remove unused imx_get_clk_hw_fixedAbel Vesa2019-03-261-5/+0
* clk: imx: Refactor entire sccg pll clkAbel Vesa2019-02-261-3/+6
* clk: imx: Add PLLs driver for imx8mm socBai Ping2019-02-211-0/+24
* clk: imx: Make parents const pointer in mux wrappersAbel Vesa2019-02-211-1/+2
* clk: imx: Make parent_names const pointer in composite-8mAbel Vesa2019-02-211-1/+1
*-. Merge branches 'clk-imx7ulp', 'clk-imx6-fixes', 'clk-imx-fixes', 'clk-imx8qxp...Stephen Boyd2018-12-141-7/+153
|\ \
| | * clk: imx: Add SCCG PLL typeLucas Stach2018-12-031-0/+9
| | * clk: imx: Add fractional PLL output clockLucas Stach2018-12-031-0/+3
| | * clk: imx: Add clock driver for i.MX8MQ CCMAbel Vesa2018-12-031-0/+36
| | * clk: imx: Add imx composite clockAbel Vesa2018-12-031-0/+16
| |/ |/|
| * clk: imx: implement new clk_hw based APIsA.s. Dong2018-12-031-0/+62
| * clk: imx: make mux parent strings constA.s. Dong2018-12-031-7/+11
| * clk: imx: add imx7ulp composite clk supportA.s. Dong2018-12-031-0/+6
| * clk: imx: add pfdv2 supportA.s. Dong2018-12-031-0/+3
| * clk: imx: add pllv4 supportA.s. Dong2018-12-031-0/+3
| * clk: imx: add gatable clock divider supportA.s. Dong2018-12-031-0/+4
|/
* clk: imx: imx7d: remove clks_init_on arrayAnson Huang2018-10-161-0/+7
* clk: imx: add new gate/gate2 wrapper funtionBai Ping2018-04-061-0/+14
* License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman2017-11-021-0/+1
* clk: imx7d: Fix the powerdown bit location of PLL DDRFabio Estevam2017-06-011-0/+1
* clk: imx: pllv3: support fractional multiplier on vf610 PLL1/PLL2Nikita Yushchenko2017-01-091-0/+1
* clk: imx6: Make the LDB_DI0 and LDB_DI1 clocks read-onlyPhilipp Zabel2016-11-011-0/+8
* clk: imx: Introduce clk_register_gate2()Fabio Estevam2016-08-191-0/+9
* clk: imx: add clk api for supporting CLK_OPS_PARENT_ENABLE clocksDong Aisheng2016-07-011-0/+32
* clk: imx: re-order and concentrate the same type of clk apiDong Aisheng2016-07-011-29/+29
* clk: imx: clk-gate2: allow custom gate configurationStefan Agner2016-03-311-3/+10
* clk: imx: Remove CLK_IS_ROOTStephen Boyd2016-03-021-1/+1
* clk: imx: add common logic to detect early UART usageLucas Stach2015-09-251-0/+1
* ARM: imx: define an enum for gpt timer device typeShawn Guo2015-06-031-7/+0
* ARM: clk: imx: update pllv3 to support imx7Frank Li2015-06-031-0/+1
* ARM: imx: move clock drivers into drivers/clkShawn Guo2015-06-031-0/+155
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-19 08:38:57 +0000