summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas
Commit message (Expand)AuthorAgeFilesLines
* clk: Remove io.h from clk-provider.hStephen Boyd2019-05-158-0/+8
*-. Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd2019-05-073-6/+6
|\ \
| | * clk: renesas: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-013-6/+6
| |/
* | clk: renesas: rcar-gen3: Remove unused variableStephen Boyd2019-04-111-1/+0
* | clk: renesas: rcar-gen3: Fix cpg_sd_clock_round_rate() return valueTakeshi Kihara2019-04-041-16/+14
* | clk: renesas: r8a77980: Fix RPC-IF module clock's parentSergei Shtylyov2019-04-021-1/+1
* | clk: renesas: rcar-gen3: Rename DRIF clocksTakeshi Kihara2019-04-024-34/+35
* | clk: renesas: rcar-gen3: Correct parent clock of Audio-DMACTakeshi Kihara2019-04-027-11/+11
* | clk: renesas: rcar-gen3: Correct parent clock of SYS-DMACTakeshi Kihara2019-04-024-8/+8
* | clk: renesas: rcar-gen3: Correct parent clock of HS-USBKazuya Mizuguchi2019-04-026-7/+7
* | clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCIKazuya Mizuguchi2019-04-026-12/+12
* | clk: renesas: r8a774c0: Add Z2 clockSimon Horman2019-04-021-0/+1
* | clk: renesas: r8a77990: Add Z2 clockTakeshi Kihara2019-04-021-0/+1
* | clk: renesas: rcar-gen3: Support Z and Z2 clocks with high frequency parentsSimon Horman2019-04-021-2/+2
* | clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2Simon Horman2019-04-025-5/+3
* | clk: renesas: rcar-gen3: Parameterise Z and Z2 clock offsetSimon Horman2019-04-026-20/+13
* | clk: renesas: rcar-gen3: Parameterise Z and Z2 clock fixed divisorTakeshi Kihara2019-04-026-16/+28
* | clk: renesas: r9a06g032: Add missing PCI USB clockGareth Williams2019-04-021-0/+1
* | clk: renesas: r7s9210: Always use readl()Geert Uytterhoeven2019-04-021-1/+2
* | clk: renesas: rcar-gen3: Pass name/offset to cpg_sd_clk_register()Geert Uytterhoeven2019-03-181-6/+6
|/
* clk: renesas: r8a774a1: Fix LAST_DT_CORE_CLKFabrizio Castro2019-02-251-1/+1
* clk: renesas: r8a774c0: Fix LAST_DT_CORE_CLKFabrizio Castro2019-02-211-1/+1
* clk: renesas: r8a774c0: Add TMU clockBiju Das2019-02-051-0/+5
* clk: renesas: r8a77980: Add RPC clocksSergei Shtylyov2019-02-051-0/+8
* clk: renesas: rcar-gen3: Add RPC clocksSergei Shtylyov2019-02-052-0/+105
* clk: renesas: rcar-gen3: Add spinlockSergei Shtylyov2019-01-251-0/+8
* clk: renesas: rcar-gen3: Factor out cpg_reg_modify()Sergei Shtylyov2019-01-251-18/+20
* clk: renesas: r8a774c0: Correct parent clock of DUGeert Uytterhoeven2019-01-241-2/+2
* clk: renesas: r8a774a1: Add missing CANFD clockFabrizio Castro2019-01-211-0/+2
* clk: renesas: r8a774c0: Add missing CANFD clockFabrizio Castro2019-01-211-0/+4
* Merge branch 'clk-of' into clk-nextStephen Boyd2018-12-141-1/+1
|\
| * clk: Use of_node_name_eq for node name comparisonsRob Herring2018-12-141-1/+1
| |
| \
*-. | Merge branches 'clk-renesas', 'clk-allwinner', 'clk-tegra', 'clk-meson' and '...Stephen Boyd2018-12-149-34/+58
|\ \|
| * | Merge tag 'clk-renesas-for-v4.21-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd2018-12-078-33/+46
| |\ \
| | * | clk: renesas: rcar-gen3: Add HS400 quirk for SD clockNiklas Söderlund2018-12-071-7/+26
| | * | clk: renesas: rcar-gen3: Add documentation for SD clocksNiklas Söderlund2018-12-071-5/+5
| | * | clk: renesas: rcar-gen3: Set state when registering SD clocksNiklas Söderlund2018-12-071-12/+4
| | * | clk: renesas: r8a77995: Simplify PLL3 multiplier/dividerGeert Uytterhoeven2018-12-041-2/+2
| | * | clk: renesas: r8a77995: Add missing CPEX clockGeert Uytterhoeven2018-12-041-1/+2
| | * | clk: renesas: r8a77995: Remove non-existent SSP clocksGeert Uytterhoeven2018-12-041-1/+0
| | * | clk: renesas: r8a77995: Remove non-existent VIN5-7 module clocksGeert Uytterhoeven2018-12-041-3/+0
| | * | clk: renesas: r8a77995: Correct parent clock of DUGeert Uytterhoeven2018-12-041-2/+2
| | * | clk: renesas: r8a77990: Correct parent clock of DUTakeshi Kihara2018-12-041-2/+2
| | * | clk: renesas: r8a77970: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
| | * | clk: renesas: r8a77965: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
| | * | clk: renesas: r8a7796: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
| | * | clk: renesas: r8a7795: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
| | * | clk: renesas: r8a774a1: Add CPEX clockGeert Uytterhoeven2018-12-041-0/+1
| * | | clk: renesas: Mark rza2_cpg_clk_register staticStephen Boyd2018-11-291-1/+1
| |/ /
| * | clk: renesas: r7s9210: Add USB clocksChris Brandt2018-11-131-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 17:27:48 +0000