index
:
linux.git
arm64-uaccess
link_path_walk
linus
master
mmu_gather-race-fix
proc-cmdline
runtime-constants
tty-splice
word-at-a-time
x86-rep-insns
x86-uaccess-cleanup
Linux kernel mainline tree
Linus Torvalds
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
cxl
/
pci.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
cxl/pci: Make cxl_dvsec_ranges() failure not fatal to cxl_pci
Dan Williams
2022-04-12
1
-9
/
+18
*
cxl/pci: Add debug for DVSEC range init failures
Dan Williams
2022-04-12
1
-3
/
+10
*
cxl/mbox: Use new return_code handling
Davidlohr Bueso
2022-04-12
1
-1
/
+2
*
cxl/mbox: Improve handling of mbox_cmd hw return codes
Davidlohr Bueso
2022-04-12
1
-1
/
+1
*
cxl/pci: Use CXL_MBOX_SUCCESS to check against mbox_cmd return code
Davidlohr Bueso
2022-04-12
1
-2
/
+2
*
cxl/pci: Drop shadowed variable
Dan Williams
2022-04-08
1
-1
/
+0
*
cxl/pci: Emit device serial number
Dan Williams
2022-02-08
1
-0
/
+1
*
cxl/pci: Implement wait for media active
Ben Widawsky
2022-02-08
1
-1
/
+48
*
cxl/pci: Retrieve CXL DVSEC memory info
Ben Widawsky
2022-02-08
1
-0
/
+119
*
cxl/pci: Cache device DVSEC offset
Ben Widawsky
2022-02-08
1
-0
/
+6
*
cxl/pci: Store component register base in cxlds
Ben Widawsky
2022-02-08
1
-0
/
+11
*
cxl/pci: Rename pci.h to cxlpci.h
Dan Williams
2022-02-08
1
-1
/
+1
*
cxl/acpi: Map component registers for Root Ports
Ben Widawsky
2022-02-08
1
-52
/
+0
*
cxl: Flesh out register names
Ben Widawsky
2022-02-08
1
-7
/
+7
*
cxl/pci: Defer mailbox status checks to command timeouts
Dan Williams
2022-02-08
1
-101
/
+33
*
cxl/pci: Implement Interface Ready Timeout
Ben Widawsky
2022-02-08
1
-0
/
+35
*
cxl/memdev: Change cxl_mem to a more descriptive name
Ira Weiny
2021-11-15
1
-60
/
+60
*
cxl/pci: Use pci core's DVSEC functionality
Ben Widawsky
2021-10-29
1
-24
/
+2
*
cxl/pci: Split cxl_pci_setup_regs()
Ben Widawsky
2021-10-29
1
-36
/
+37
*
cxl/pci: Add @base to cxl_register_map
Dan Williams
2021-10-29
1
-15
/
+16
*
cxl/pci: Make more use of cxl_register_map
Ben Widawsky
2021-10-29
1
-34
/
+25
*
cxl/pci: Remove pci request/release regions
Ben Widawsky
2021-10-29
1
-5
/
+0
*
cxl/pci: Fix NULL vs ERR_PTR confusion
Dan Williams
2021-10-29
1
-1
/
+1
*
cxl/pci: Remove dev_dbg for unknown register blocks
Ben Widawsky
2021-10-29
1
-3
/
+0
*
cxl/pci: Disambiguate cxl_pci further from cxl_mem
Ben Widawsky
2021-09-21
1
-33
/
+35
*
cxl/pci: Use module_pci_driver
Dan Williams
2021-09-21
1
-22
/
+8
*
cxl/mbox: Move mailbox and other non-PCI specific infrastructure to the core
Dan Williams
2021-09-21
1
-922
/
+2
*
cxl/pci: Drop idr.h
Dan Williams
2021-09-21
1
-1
/
+0
*
cxl/mbox: Introduce the mbox_send operation
Dan Williams
2021-09-21
1
-55
/
+21
*
cxl/pci: Clean up cxl_mem_get_partition_info()
Dan Williams
2021-09-21
1
-24
/
+11
*
cxl/pci: Make 'struct cxl_mem' device type generic
Dan Williams
2021-09-21
1
-40
/
+35
*
cxl/pci: Fix debug message in cxl_probe_regs()
Li Qiang (Johnny Li)
2021-09-07
1
-2
/
+2
*
cxl/pci: Fix lockdown level
Dan Williams
2021-09-07
1
-1
/
+1
*
cxl/mem: Adjust ram/pmem range to represent DPA ranges
Ira Weiny
2021-08-10
1
-8
/
+6
*
cxl/mem: Account for partitionable space in ram/pmem ranges
Ira Weiny
2021-08-10
1
-5
/
+91
*
cxl/pci: Store memory capacity values
Ira Weiny
2021-08-07
1
-3
/
+33
*
cxl/pci: Simplify register setup
Ben Widawsky
2021-08-06
1
-26
/
+12
*
cxl/pci: Ignore unknown register block types
Ben Widawsky
2021-08-06
1
-8
/
+12
*
cxl/core: Move memdev management to core
Ben Widawsky
2021-08-06
1
-227
/
+1
*
cxl/pci: Introduce cdevm_file_operations
Dan Williams
2021-08-06
1
-27
/
+38
*
cxl: Move cxl_core to new directory
Ben Widawsky
2021-08-06
1
-1
/
+1
*
cxl/pci: Rename CXL REGLOC ID
Ben Widawsky
2021-06-17
1
-1
/
+1
*
cxl/pmem: Register 'pmem' / cxl_nvdimm devices
Dan Williams
2021-06-15
1
-6
/
+17
*
cxl/pci: Add media provisioning required commands
Ben Widawsky
2021-06-14
1
-0
/
+19
*
cxl/pci: Add HDM decoder capabilities
Ben Widawsky
2021-06-05
1
-0
/
+15
*
cxl/pci: Reserve individual register block regions
Ira Weiny
2021-06-05
1
-0
/
+2
*
cxl/pci: Map registers based on capabilities
Ira Weiny
2021-06-05
1
-21
/
+90
*
cxl/pci: Reserve all device regions at once
Ira Weiny
2021-06-05
1
-7
/
+11
*
cxl/pci: Introduce cxl_decode_register_block()
Ira Weiny
2021-06-05
1
-8
/
+18
*
cxl/mem: Get rid of @cxlm.base
Ben Widawsky
2021-05-26
1
-13
/
+11
[next]