summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_display_power_map.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/xe2lpd: Add DC state supportMatt Roper2023-09-211-0/+18
* drm/i915/xe2lpd: Add display power wellRavi Kumar Vodapalli2023-09-211-1/+35
* drm/i915/display: Remove unused POWER_DOMAIN_MODESETGustavo Sousa2023-08-211-9/+0
* drm/i915/adlp+: Allow DC states along with PW2 only for PWB functionalityImre Deak2023-06-201-8/+8
* drm/i915/display: Increase AUX timeout for Type-CSuraj Kandpal2023-04-271-0/+7
* drm/i915/adlp+: Disable DC5/6 states for TC port DDI/AUX and for combo port AUXImre Deak2023-04-251-12/+16
* drm/i915/mtl: Re-use ADL-P's "DC off" power wellMatt Roper2023-04-191-15/+1
* drm/i915: Use separate "DC off" power well for ADL-P and DG2Matt Roper2023-04-191-3/+38
* drm/i915/display: add intel_display_limits.h for key enumsJani Nikula2023-01-251-0/+1
* drm/i915: Add missing DC_OFF power domain->well mappingsImre Deak2022-11-181-0/+8
* drm/i915: Add missing AUX_IO_A power domain->well mappingsImre Deak2022-11-181-0/+2
* drm/i915/tgl+: Enable display DC power states on all eDP portsImre Deak2022-11-181-5/+48
* drm/i915: Move the POWER_DOMAIN_AUX_IO_A definition to its logical placeImre Deak2022-11-181-3/+3
* drm/i915/mtl: Add display power wellsImre Deak2022-09-121-1/+114
* drm/i915: move and group power related members under display.powerJani Nikula2022-08-311-2/+2
* drm/i915: move tons of power well initializers to rodataJani Nikula2022-05-021-2/+2
* drm/i915: Remove the XELPD specific AUX and DDI power domainsImre Deak2022-04-201-14/+8
* drm/i915: Remove duplicate DDI/AUX power domain mappingsImre Deak2022-04-201-58/+31
* drm/i915: Remove the ICL specific TBT power domainsImre Deak2022-04-201-8/+8
* drm/i915: Sanitize the ADL-S power well definitionImre Deak2022-04-201-30/+39
* drm/i915: Simplify the DG1 power well descriptorsImre Deak2022-04-201-17/+7
* drm/i915: Allow platforms to share power well descriptorsImre Deak2022-04-201-159/+122
* drm/i915: Simplify power well definitions by adding power well instancesImre Deak2022-04-201-1073/+430
* drm/i915: Convert the u64 power well domains mask to a bitmapImre Deak2022-04-201-2/+2
* drm/i915: Convert the power well descriptor domain mask to an array of domainsImre Deak2022-04-201-710/+775
* drm/i915: Sanitize the power well namesImre Deak2022-04-201-127/+127
* drm/i915: Rename the power domain names to end with pipes/portsImre Deak2022-04-201-92/+92
* drm/i915: Move the HSW power well flags to a common bitfieldImre Deak2022-04-201-83/+83
* drm/i915: Move the dg2 fixed_enable_delay power well param to a common bitfieldImre Deak2022-04-201-5/+5
* drm/i915: Move the power domain->well mappings to intel_display_power_map.cImre Deak2022-04-201-0/+2150