summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
Commit message (Expand)AuthorAgeFilesLines
...
* | drm/i915/adl_p: Add initial ADL_P WorkaroundsClint Taylor2021-06-151-2/+2
|/
* drm/i915/adl_p: Add PLL SupportAnusha Srivatsa2021-05-191-17/+52
* drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä2021-05-051-0/+1
* drm/i915/display: move crtc and dpll declarations where they belongJani Nikula2021-04-281-0/+1
* drm/i915/display: rename display version macrosLucas De Marchi2021-04-141-1/+1
* drm/i915/display: Eliminate IS_GEN9_{BC,LP}Matt Roper2021-04-141-3/+3
* drm/i915/display: Eliminate most usage of INTEL_GEN()Matt Roper2021-03-231-10/+10
* drm/i915/display: Fix a typoBhaskar Chowdhury2021-03-191-1/+1
* drm/i915: Use pipes instead crtc indices in PLL state trackingVille Syrjälä2021-03-081-23/+25
* drm/i915: Do intel_dpll_readout_hw_state() after encoder readoutVille Syrjälä2021-03-081-3/+6
* drm/i915/adl_s: Configure DPLL for ADL-SAditya Swarup2021-01-261-4/+34
* Merge tag 'drm-intel-next-queued-2020-11-27' of git://anongit.freedesktop.org...Dave Airlie2020-12-031-41/+70
|\
| * drm/i915: Use actual readout results for .get_freq()Ville Syrjälä2020-11-161-33/+45
| * drm/i915: Introduce intel_dpll_get_hw_state()Ville Syrjälä2020-11-161-3/+17
| * drm/i915/ehl: Implement W/A 22010492432Tejas Upadhyay2020-11-051-5/+8
* | drm: fix some kernel-doc markupsMauro Carvalho Chehab2020-11-161-1/+1
|/
* drm/i915/dg1: Enable DPLL for DG1Lucas De Marchi2020-10-151-4/+4
* drm/i915/dg1: Add and setup DPLLs for DG1Aditya Swarup2020-10-151-4/+38
* drm/i915/jsl: Split EHL/JSL platform info and PCI idsTejas Upadhyay2020-10-141-8/+8
* drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz ref clockImre Deak2020-10-061-16/+25
* drm/i915/skl: Work around incorrect BIOS WRPLL PDIV programmingImre Deak2020-10-061-0/+13
* drm/i915/pll: Centralize PLL_ENABLE register lookupAnusha Srivatsa2020-09-151-17/+18
* Merge tag 'v5.9-rc4' into drm-nextDave Airlie2020-09-081-4/+4
|\
| * treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-08-231-4/+4
* | drm/i915/rkl: Handle HTIMatt Roper2020-08-171-0/+11
* | drm/i915/rkl: Add DPLL4 supportMatt Roper2020-08-171-5/+36
|/
* drm/i915/icl+: Simplify combo/TBT PLL calculation call-chainImre Deak2020-07-011-37/+27
* drm/i915/tgl+: Fix TBT DPLL fractional divider for 38.4MHz ref clockImre Deak2020-07-011-1/+12
* drm/i915/display/dpll_mgr: Prefer drm_WARN_ON over WARN_ONPankaj Bharadiya2020-04-211-4/+4
* drm/i915: Fix documentation for intel_dpll_get_freq()Imre Deak2020-03-091-0/+7
* drm/i915: Unify the DPLL ref clock frequency trackingImre Deak2020-03-021-56/+119
* drm/i915/hsw: Use the read-out WRPLL/SPLL state instead of reading out againImre Deak2020-03-021-5/+2
* drm/i915/skl, cnl: Split out the WRPLL/LCPLL frequency calculationImre Deak2020-03-021-139/+130
* drm/i915/hsw: Split out the WRPLL, LCPLL, SPLL frequency calculationImre Deak2020-03-021-35/+56
* drm/i915/hsw: Split out the SPLL parameter calculationImre Deak2020-03-021-14/+22
* drm/i915/hsw: Rename the get HDMI/DP DPLL funcs to get WRPLL/LCPLLImre Deak2020-03-021-5/+5
* drm/i915/skl: Parametrize the DPLL ref clock instead of open-coding itImre Deak2020-03-021-9/+12
* drm/i915: Move DPLL frequency calculation to intel_dpll_mgr.cImre Deak2020-03-021-0/+418
* drm/i915: Move the DPLL vfunc inits after the func definesImre Deak2020-03-021-60/+60
* drm/i915: Keep the global DPLL state in a DPLL specific structImre Deak2020-03-021-30/+30
* drm/i915: Move DPLL HW readout/sanitize fns to intel_dpll_mgr.cImre Deak2020-03-021-0/+59
* drm/i915: Fix bounds check in intel_get_shared_dpll_id()Imre Deak2020-03-021-3/+6
* drm/i915/dpll_mgr: convert to drm_device based logging macros.Wambui Karuga2020-02-111-112/+142
* drm/i915/display/dpll_mgr: Make WARN* drm specific where drm_device ptr is av...Pankaj Bharadiya2020-02-041-18/+19
* drm/i915/dpll_mgr: use intel_de_*() functions for register accessJani Nikula2020-01-271-187/+201
* drm/i915: Pass intel_encoder to enc_to_*()Ville Syrjälä2020-01-131-2/+2
* drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst2019-11-011-10/+10
* drm/i915: Fix PCH reference clock for FDI on HSW/BDWVille Syrjälä2019-10-251-0/+15
* drm/i915: Select DPLL's via maskMatt Roper2019-10-091-22/+26
* drm/i915/tgl: Add the Thunderbolt PLL divider valuesImre Deak2019-10-041-2/+40
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-01 05:31:34 +0000