summaryrefslogtreecommitdiffstats
path: root/src/mainboard/siemens
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2022-05-16 16:34:21 +0200
committerFelix Held <felix-coreboot@felixheld.de>2022-05-17 21:09:38 +0000
commit0c6dc828f649692f4fdb418078c3da6824582658 (patch)
tree4583203a676db21b8d4961142ae773d82a96e292 /src/mainboard/siemens
parent035c6c8559b0e1849c89555803075c37cd6c11b2 (diff)
downloadcoreboot-0c6dc828f649692f4fdb418078c3da6824582658.tar.gz
coreboot-0c6dc828f649692f4fdb418078c3da6824582658.tar.bz2
coreboot-0c6dc828f649692f4fdb418078c3da6824582658.zip
mainboard/**/devicetree.cb: Fix typo
repalcement ---> replacement Change-Id: I486170e89f75fa7c01c7322bb8db783fd4f61931 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/64404 Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Lean Sheng Tan <sheng.tan@9elements.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/mainboard/siemens')
-rw-r--r--src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb2
-rw-r--r--src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
index 9bb8d8f32821..69277a5b1083 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
@@ -38,7 +38,7 @@ chip soc/intel/elkhartlake
register "usb3_ports[2]" = "USB3_PORT_EMPTY" # Port is not used
register "usb3_ports[3]" = "USB3_PORT_EMPTY" # Port is not used
- # Skip the CPU repalcement check
+ # Skip the CPU replacement check
register "SkipCpuReplacementCheck" = "1"
# PCIe root ports related UPDs
diff --git a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
index 72e4f60cd375..9883fd92e4b5 100644
--- a/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
+++ b/src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
@@ -38,7 +38,7 @@ chip soc/intel/elkhartlake
register "usb3_ports[2]" = "USB3_PORT_EMPTY" # UNUSED
register "usb3_ports[3]" = "USB3_PORT_EMPTY" # UNUSED
- # Skip the CPU repalcement check
+ # Skip the CPU replacement check
register "SkipCpuReplacementCheck" = "1"
# PCIe root ports related UPDs