summaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/haswell/northbridge.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-06-14 09:23:40 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-06-16 09:54:49 +0000
commit3eeefba6a0b1be97b5de70ab9d485f8383472f15 (patch)
tree486c110d36932367252551ea9151460500513f59 /src/northbridge/intel/haswell/northbridge.c
parent1515a48cffbb14328e0f68850f60a10332043087 (diff)
downloadcoreboot-3eeefba6a0b1be97b5de70ab9d485f8383472f15.tar.gz
coreboot-3eeefba6a0b1be97b5de70ab9d485f8383472f15.tar.bz2
coreboot-3eeefba6a0b1be97b5de70ab9d485f8383472f15.zip
nb/intel/haswell/memmap.h: Define MMIO window sizes
Add defines for the sizes of northbridge MMIO windows and use them where applicable. The macro names have been taken from Broadwell. Tested with BUILD_TIMELESS=1, Asrock B85M Pro4 remains identical. Change-Id: I845cba8acbd478cd325d2e364138336d985f9c34 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55479 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/northbridge/intel/haswell/northbridge.c')
-rw-r--r--src/northbridge/intel/haswell/northbridge.c12
1 files changed, 5 insertions, 7 deletions
diff --git a/src/northbridge/intel/haswell/northbridge.c b/src/northbridge/intel/haswell/northbridge.c
index fdaac7c311a1..02799d3f1183 100644
--- a/src/northbridge/intel/haswell/northbridge.c
+++ b/src/northbridge/intel/haswell/northbridge.c
@@ -85,15 +85,13 @@ struct fixed_mmio_descriptor {
const char *description;
};
-#define SIZE_KB(x) ((x) * 1024)
struct fixed_mmio_descriptor mc_fixed_resources[] = {
- { MCHBAR, SIZE_KB(32), get_bar, "MCHBAR" },
- { DMIBAR, SIZE_KB(4), get_bar, "DMIBAR" },
- { EPBAR, SIZE_KB(4), get_bar, "EPBAR" },
- { GDXCBAR, SIZE_KB(4), get_bar_in_mchbar, "GDXCBAR" },
- { EDRAMBAR, SIZE_KB(16), get_bar_in_mchbar, "EDRAMBAR" },
+ { MCHBAR, MCH_BASE_SIZE, get_bar, "MCHBAR" },
+ { DMIBAR, DMI_BASE_SIZE, get_bar, "DMIBAR" },
+ { EPBAR, EP_BASE_SIZE, get_bar, "EPBAR" },
+ { GDXCBAR, GDXC_BASE_SIZE, get_bar_in_mchbar, "GDXCBAR" },
+ { EDRAMBAR, EDRAM_BASE_SIZE, get_bar_in_mchbar, "EDRAMBAR" },
};
-#undef SIZE_KB
/* Add all known fixed MMIO ranges that hang off the host bridge/memory controller device. */
static void mc_add_fixed_mmio_resources(struct device *dev)