summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* mb/google/brya/variants/*: Add cpu pcie rp flagsTracy Wu2022-01-178-0/+10
* mb/google/brya/var/taeko4es: Enable Bayhub LV2 driverKevin Chang2022-01-171-0/+1
* mb/google/dedede/var/bugzzy: Set core display clock to 172.8 MHzSeunghwan Kim2022-01-171-0/+3
* pci_ids.h: Make Denverton IDs consistent with other Intel SoCsJeff Daly2022-01-1710-44/+44
* soc/intel/cnl: Use Kconfig to disable HECI1Subrata Banik2022-01-177-9/+9
* Revert "mb/google/dedede/var/beadrix: Remove SD controller"Teddy Shih2022-01-171-1/+0
* mb/google/dedede/var/beadrix: Add memory part and generate DRAM IDTeddy Shih2022-01-173-6/+17
* mb/google/brya/var/agah: update gpio overrideTony Huang2022-01-172-0/+216
* console: Add Kconfig to dump pre-bootblock cbmem contentsRaul E Rangel2022-01-172-0/+12
* console/cbmem: Add cbmem_dump_consoleRaul E Rangel2022-01-172-1/+24
* src: Remove unused <cbfs.h>Elyes HAOUAS2022-01-175-5/+0
* drivers/i2c/tpm/Kconfig: Reduce visibility of some configsArthur Heymans2022-01-171-2/+2
* oprom/yabel/io.c: Fix building for ENV_X86_64Arthur Heymans2022-01-171-2/+2
* oprom/realmode/x86.c: Fix building for ENV_X86_64Arthur Heymans2022-01-171-2/+8
* soc/intel/common/cse: Add helper API for CSE SPI Protection ModeSubrata Banik2022-01-162-0/+22
* soc/intel/skl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-1637-37/+48
* soc/intel/common: Abstract the sideband accessJohn Zhao2022-01-164-6/+9
* soc/intel/denverton_ns: Add the Primary to Sideband Bridge definitionJohn Zhao2022-01-161-0/+1
* arch/x86/spinlock.h: Support systems with >128 coresArthur Heymans2022-01-151-4/+4
* libpayload: Install vboot headers and add include paths to lpgccJakub Czapiga2022-01-155-2/+19
* util/cbfstool: Port elogtool to libflashromEdward O'Callaghan2022-01-144-11/+254
* mb/google/brya/var/redrix{4es}: Add host device event supportWisley Chen2022-01-142-0/+74
* mb/google/brya/var/redrix{4es}: Set tcc_offset value to 3Wisley Chen2022-01-142-0/+2
* mb/google/brya/var/anahera{4es}: Set tcc_offset value to 3Wisley Chen2022-01-142-0/+2
* mb/google/brya/var/felwinter: Update USB Type-C PLDEric Lai2022-01-141-4/+4
* tests: Fix tests code and comments styleJakub Czapiga2022-01-1431-1266/+1263
* mb/google/brya/var/felwinter: Update audio_amp fw config field nameEric Lai2022-01-141-2/+2
* mb/google/brya0: Enable CNVi DDR RFIM for brya0 variantRonak Kanabar2022-01-141-0/+3
* mb/google/brya: move SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES to commonEric Lai2022-01-142-11/+1
* libpayload: Fix legacy CBFS code after recent refactoringJulius Werner2022-01-143-35/+55
* soc/intel/jsl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-144-12/+4
* soc/intel/tgl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-1411-34/+6
* libpayload/libcbfs/Kconfig: Make CBFS_VERIFICATION depend on VBOOT_LIBJakub Czapiga2022-01-141-1/+1
* mb/google/brya/var/agah: update overridetreeTony Huang2022-01-142-1/+288
* Makefile: Defer normalizing configuration for reproducible buildsPatrick Georgi2022-01-141-11/+11
* soc/amd/cezanne: factor out eSPI SPI2 pads configuration functionsFelix Held2022-01-144-21/+41
* soc/intel/tigerlake: add devicetree option PcieRpSlotImplementedMichael Niewöhner2022-01-1414-0/+28
* soc/intel/tgl: deduplicate the PCIe root port mapMichael Niewöhner2022-01-141-17/+2
* soc/intel/tgl/pcie_rp: add TGL-H supportMichael Niewöhner2022-01-142-1/+21
* src/{drivers,lib}: Remove unused <console/console.h>Elyes HAOUAS2022-01-142-2/+0
* mb/google/brya: Adjust CSE RO and Data partition in the CSE regionSridhar Siricilla2022-01-131-2/+2
* mb/google/brya: Variants with ESx SoC use NEM for CARSubrata Banik2022-01-131-2/+2
* Documentation: Capture anomalies between pad and lock reset typeSubrata Banik2022-01-131-0/+74
* soc/amd/*/chip.h: add missing gpio.h includeFelix Held2022-01-133-0/+3
* vendorcode/intel/fsp: Add Alder Lake FSP headers for FSP v2511_04Nick Vaccaro2022-01-134-104/+146
* mb/google/brya/var/felwinter: Update ELAN touch HIDEric Lai2022-01-131-1/+1
* soc/mediatek: Fix include guard naming for emi.hYu-Ping Wu2022-01-131-3/+3
* console/cbmem_console: Rename cbmem_dump_consoleRaul E Rangel2022-01-133-3/+3
* tests: Move EDID test header to include/tests/libJakub Czapiga2022-01-122-1/+6
* mb/google/brya/var/taeko: Modify power sequence for SSD deviceKevin Chang2022-01-122-10/+32
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-29 10:54:33 +0000