summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel
Commit message (Expand)AuthorAgeFilesLines
* cpu/intel/haswell: Update Broadwell ULT µcode updatesAngel Pons2022-09-201-1/+1
* cpu/intel/haswell: Hook up Crystal Well µcode updatesAngel Pons2022-09-201-0/+2
* cpu/intel/haswell: Do not include useless µcode updatesAngel Pons2022-09-201-2/+7
* cpu/intel/haswell: Allow up to six microcodes in the FIT tableJeremy Compostella2022-09-151-0/+3
* cpu: Get rid of unnecessary blank line {before,after} barceElyes HAOUAS2022-07-177-10/+0
* arch/x86: Mark prepare_and_run_postcar noreturnArthur Heymans2022-07-141-1/+0
* intel/microcode: Change log type from BIOS_ERR to BIOS_WARNINGSubrata Banik2022-06-261-2/+2
* microcode: Add error msg in case `intel_microcode_find()` return NULLSubrata Banik2022-06-221-1/+3
* cpu/intel/microcode: Create helper function to load microcode patchSubrata Banik2022-06-221-31/+26
* cpu/intel/microcode: Have API to re-load microcode patchSubrata Banik2022-06-221-0/+32
* cpu/intel/microcode: Fix `device enumeration` boot regressionSubrata Banik2022-06-171-7/+2
* arch/x86: Add a common romstage entryArthur Heymans2022-06-071-12/+3
* cpu/intel/microcode: Have provision to re-load microcode patchSubrata Banik2022-06-072-2/+17
* cpu/intel/model_fxx: Select SSE2Arthur Heymans2022-06-023-0/+3
* cbfs: Add CBFS_TYPE_INTEL_FIT and exclude it from CBFS verificationJulius Werner2022-06-011-2/+2
* arch/x86/postcar_loader.c: Change prepare_and_run_postcar signatureArthur Heymans2022-05-161-3/+1
* cpu/intel/model_2065x: Drop unused function declarationAngel Pons2022-05-051-3/+0
* cpu/intel/socket_p: Increase DCACHE_RAM_SIZEArthur Heymans2022-04-271-1/+1
* nb/intel/pineview: Use cbfs mcacheArthur Heymans2022-04-271-1/+1
* {arch,cpu}: Remove redundant <arch/cpu.h>Elyes HAOUAS2022-04-241-1/+0
* cpu/intel: Remove unused <acpi/acpi.h>Elyes HAOUAS2022-04-243-3/+0
* cpu/intel/fit: Clear the FIT table when setting pointerArthur Heymans2022-04-011-1/+1
* cpu/intel/common: Add support for energy performance preference (EPP)Cliff Huang2022-03-092-1/+63
* timestamps: Rename timestamps to make names more consistentJakub Czapiga2022-03-081-1/+1
* nb/intel/ironlake: Fix some quickpath init magicAngel Pons2022-02-241-0/+1
* cpu/x86/lapic: Move LAPIC configuration to MP initKyösti Mälkki2022-02-0516-57/+0
* cpu,nb/intel: Drop remains of LAPIC_MONOTONIC_TIMERKyösti Mälkki2022-02-051-15/+0
* cpu/intel/common: Add `set_feature_ctrl_vmx_arg()`Angel Pons2022-02-022-2/+8
* cpu/x86/lapic: Drop SMM_SERIALIZED_INITIALIZATIONKyösti Mälkki2022-02-011-1/+0
* cpu/intel/socket_p: Drop 'select SSE'Elyes HAOUAS2022-01-271-1/+0
* cpu/intel/socket_m: Drop 'select SSE'Elyes HAOUAS2022-01-271-1/+0
* cpu/intel/socket_LGA775: Drop 'select SSE'Elyes HAOUAS2022-01-271-1/+0
* cpu/intel/socket_FCBGA559: Drop 'select SSE'Elyes HAOUAS2022-01-271-1/+0
* cpu/intel/hyperthreading: Add missing header <arch/cpu.h>Raul E Rangel2021-11-221-1/+1
* cpu/intel: Use unsigned types in `get_cpu_count()`Angel Pons2021-11-054-7/+7
* cpu/x86/Kconfig: Remove unused CPU_ADDR_BITSArthur Heymans2021-11-031-8/+0
* src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper functionFelix Held2021-10-2620-20/+10
* cpu/x86/Kconfig.debug_cpu: drop HAVE_DISPLAY_MTRRS optionFelix Held2021-10-261-1/+0
* cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held2021-10-268-8/+0
* cpu/intel/socket_LGA775: Drop commented-out entriesFelix Held2021-10-262-4/+0
* cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPERFelix Held2021-10-2618-8/+10
* cpu/x86: Introduce `CPU_X86_CACHE_HELPER`Felix Held2021-10-2616-8/+8
* cpu/amd,intel/*/Makefile: don't add cpu/x86/cacheFelix Held2021-10-263-3/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-2511-11/+0
* cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held2021-10-224-8/+8
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-214-4/+8
* acpigen,soc/amd,cpu/intel: rework static DWORD for CPPC tableMichael Niewöhner2021-10-212-28/+22
* cpu/intel/speedstep: Constify `get_cst_entries()`Angel Pons2021-10-191-1/+1
* cpu/intel/hyperthreading: Use initial LAPIC IDsKyösti Mälkki2021-10-181-8/+12
* cpu/intel/hyperthreading: Use cpuid_get_max_func()Kyösti Mälkki2021-10-181-3/+5