summaryrefslogtreecommitdiffstats
path: root/src/mainboard/intel/adlrvp/romstage_fsp_params.c
Commit message (Expand)AuthorAgeFilesLines
* mb/intel/adlrvp: Add new upd setting for ADL RVP with Raptor LakeBora Guvendik2022-06-141-0/+10
* mb/intel/adlrvp: Set half_populated true for ADL-NUsha P2022-04-211-1/+10
* {mb, soc}: Move mrc_cache invalidating logic into `memory` common codeSubrata Banik2022-03-151-5/+2
* {mb, soc}: Change `memcfg_init()` and `variant_memory_init()` prototypeSubrata Banik2022-03-151-2/+2
* mb, soc: Add the SPD_CACHE_ENABLEZhuohao Lee2022-03-021-2/+5
* mb, soc: change mainboard_memory_init_params prototypeZhuohao Lee2022-02-251-1/+2
* mb/intel/adlrvp_n: Add support for ADL-N LP5 RVPKrishna Prasad Bhat2021-12-231-0/+1
* mb/intel/adlrvp: Add support for external clock bufferSubrata Banik2021-12-101-0/+21
* mb/intel/adlrvp: Update DIMM type as memory down for DDR5 MR SKUMeera Ravindranath2021-08-131-1/+1
* mb/intel/adlrvp: Rename spd_info struct based on memory topologyMeera Ravindranath2021-08-131-4/+4
* soc/intel/alderlake: Update mainboard_memory_init_params() argumentSubrata Banik2021-06-241-3/+3
* mb/intel/adlrvp: Add board id for MR DDR5 SKUDeepti Deshatty2021-06-141-1/+2
* mb/intel/adlrvp_m: Enable ADL-M RVP LP5 memory configurationMaulik V Vaghela2021-03-281-0/+1
* mb/intel/adlrvp_m: Enable ADL_M RVP LP4 memory configurationMaulik V Vaghela2021-03-281-0/+1
* mb/intel/adlrvp: Add support for LP5 SKU with boardid 0x17Subrata Banik2021-02-221-1/+2
* mb/intel/adlrvp: Fix incorrect SPD address issue on DDR4/DDR5Subrata Banik2021-02-171-4/+4
* mb/{intel,prodrive,protectli}: Remove unused <string.h>Elyes HAOUAS2021-02-161-1/+0
* src: Remove unused <cbfs.h>Elyes HAOUAS2021-02-041-1/+1
* soc/intel/adl and mb/intel/adlrvp: Use the newly added meminit block driverFurquan Shaikh2021-01-251-11/+13
* mb/intel/adlrvp: Add support for LPDDR5Sridhar Siricilla2020-12-011-2/+3
* mb/intel/adlrvp: Add support for DDR5 memorySubrata Banik2020-11-051-2/+3
* mb/intel/adlrvp: Add dq_pins_interleaved into 'struct mb_cfg'Subrata Banik2020-10-291-2/+0
* mb/intel/adlrvp: Add ADL-P romstage mainboard codeSubrata Banik2020-10-111-0/+66
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-03 00:29:08 +0000