summaryrefslogtreecommitdiffstats
path: root/src/soc/amd/picasso/include/soc/southbridge.h
Commit message (Expand)AuthorAgeFilesLines
* soc/amd: move PM_RST_CTRL1 register definition to common acpimmio headerFelix Held2021-03-291-2/+0
* soc/amd/common/block/i2c: Move SoC agnostic parts into commonKarthikeyan Ramasubramanian2021-03-221-6/+0
* soc/amd/picasso: set GPE0_LIMIT to 32 and move definitions to registersFelix Held2021-02-041-4/+4
* soc/amd/picasso/include/soc/southbridge: remove PM_USB_ENABLE definesFelix Held2021-02-021-2/+0
* soc/amd/picasso/fch: replace southbridge prefix with fchFelix Held2021-01-291-4/+5
* soc/amd/picasso: remove broken and unused legacy UART supportFelix Held2021-01-141-16/+0
* soc/amd/picasso/reset: use port and bit defines from cf9_reset.hFelix Held2020-12-101-5/+0
* soc/amd/picasso/southbridge: drop unused sb_enableFelix Held2020-12-091-1/+0
* soc/amd: factor out functionality to print last reset sourceFelix Held2020-12-091-1/+0
* soc/amd: factor out PM_DECODE_EN register definitionsFelix Held2020-12-091-5/+0
* soc/amd: remove unused PM_ISA_CONTROL definitionsFelix Held2020-12-091-2/+0
* soc/amd: factor out SMBUS controller registers into common headerFelix Held2020-12-021-44/+0
* soc/amd: factor out common AOAC device enable and status query functionsFelix Held2020-12-021-3/+0
* soc/amd: factor out common AOAC definitionsFelix Held2020-12-021-27/+1
* soc/amd/picasso/include: unify include guardsFelix Held2020-11-161-3/+3
* soc/amd/picasso: Clean up legacy UART configRob Barnes2020-09-171-4/+9
* soc/amd/picasso/aoac: make AOAC device number unsignedFelix Held2020-09-131-4/+4
* soc/amd/picasso/southbridge: make GPP clock outputs configurableFelix Held2020-08-311-0/+7
* soc/amd/picasso/southbridge.h: rename GPP clock setting offsetsFelix Held2020-08-311-6/+8
* soc/amd/picasso/southbridge.h: replace GPP_CLK_REQ_MAP_* with macrosFelix Held2020-08-311-12/+5
* soc/amd/picasso/southbridge.h: remove OSCOUT*_CLK_OUTPUT_ENB definitionsFelix Held2020-08-311-2/+0
* soc/amd/picasso: remove unused soc_power_reg objectAaron Durbin2020-08-171-8/+0
* soc/amd/picasso/uart: factor out console-related functionsFelix Held2020-06-191-2/+0
* soc/amd/picasso/aoac: Add wait_for_aoac_enabledRaul E Rangel2020-06-141-0/+1
* soc/amd/picasso/aoac: Set the Target Device State when powering onRaul E Rangel2020-06-141-0/+4
* soc/amd/picasso: Move aoac functions to new fileRaul E Rangel2020-06-141-0/+3
* soc/amd/picasso: Explicitly disable legacy UARTRaul E Rangel2020-06-141-0/+1
* soc/amd/picasso: Use SPI configuration support from common block SPI driverFurquan Shaikh2020-05-121-58/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/amd/picasso: Introduce enums for SPI read mode and speedFurquan Shaikh2020-04-301-18/+36
* soc/amd/picasso: Get rid of chip.h inclusion from southbridge.hFurquan Shaikh2020-04-301-1/+0
* soc/amd: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-051-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* amdblocks/acpimmio: Unify BIOSRAM usageMichał Żygowski2019-12-041-32/+0
* soc/amd/picasso: Update UARTsMarshall Dawson2019-10-201-1/+19
* soc/amd/picasso: Remove SATA from AOAC registersMarshall Dawson2019-10-201-3/+1
* soc/amd/picasso: Update southbridgeMarshall Dawson2019-10-201-36/+30
* soc/amd/picasso: Update for USB3.1Marshall Dawson2019-10-201-9/+0
* soc/amd/picasso: Use new common SPI codeRichard Spiegel2019-09-211-13/+1
* soc/amd/picasso: Refactor AOAC enablingMarshall Dawson2019-09-131-21/+13
* soc/amd/picasso: Update i2c supportMarshall Dawson2019-08-091-8/+34
* soc/amd/picasso: Reduce 48M out configurationMarshall Dawson2019-08-091-1/+2
* src/amd/picasso: Update reset codeMarshall Dawson2019-08-091-0/+3
* soc/amd: Move SPI base alignment define into commonMarshall Dawson2019-07-211-3/+0
* soc/amd/picasso: Remove all AGESA referencesMarshall Dawson2019-07-061-2/+2
* soc/amd/picasso: Remove all PSP runtime functionsMarshall Dawson2019-07-031-5/+0
* soc/amd/picasso: Remove SD controllerMarshall Dawson2019-07-031-3/+1
* soc/amd/picasso: Add xhci1 and remove ehciMarshall Dawson2019-07-031-2/+2
* soc/amd/picasso: Remove most stoneyridge USBMarshall Dawson2019-07-031-38/+2
* soc/amd/picasso: Change all remaining soc namesMarshall Dawson2019-07-031-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-23 09:43:23 +0000