summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/lpc
Commit message (Expand)AuthorAgeFilesLines
* ACPI: Drop typedef global_nvs_tKyösti Mälkki2020-06-301-0/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-113-3/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-063-36/+3
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-063-6/+3
* intel/common/block/lpc: Add new device IDs for Lewisburg PCHBryantOu2020-04-161-0/+6
* Trim `.acpi_fill_ssdt_generator` and `.acpi_inject_dsdt_generator`Nico Huber2020-04-021-8/+8
* soc: Remove copyright noticesPatrick Georgi2020-03-183-4/+0
* soc/intel/skylake: Control fixed IO decode from devicetreeWim Vervoorn2020-03-181-0/+11
* soc/intel/common: Update Jasper Lake Device IDsMeera Ravindranath2020-02-251-2/+1
* soc/intel/common/block/lpc: Drop unnecessary helper functionSubrata Banik2020-02-191-12/+1
* soc/intel/common/block/lpc: Add lpc_get_fixed_io_decodeWim Vervoorn2020-02-111-0/+5
* soc/intel/common/block/lpc: Add CMP-H LPC IDsGaggery Tsai2020-01-301-0/+7
* soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng2020-01-221-0/+8
* soc/intel: Fix ACPI device operations initializationKarthikeyan Ramasubramanian2020-01-121-0/+2
* soc/intel/common: Add Jasperlake Device IDsrkanabar2019-12-101-0/+2
* soc/intel/tigerlake: Include few more Tigerlake device IDsSubrata Banik2019-11-141-1/+32
* soc/intel/common: Include Tigerlake device IDsRavi Sarawadi2019-11-051-0/+1
* soc/intel/common: lpc/espi: fix wrong lock bitMichael Niewöhner2019-10-181-1/+1
* device: Use scan_static_bus() over scan_lpc_bus()Nico Huber2019-10-081-1/+1
* soc/intel/skylake: Add Lewisburg family PCH supportMaxim Polyakov2019-09-061-0/+13
* soc/intel/skl: Add C232 chipset and reorder IDsFelix Singer2019-07-311-3/+4
* soc/intel/cannonlake: Add new PCI IDsFelix Singer2019-07-301-1/+7
* soc/intel: Use config_of()Kyösti Mälkki2019-07-181-2/+2
* soc/intel/cannonlake: Add device Ids for new CFL SKUs supportLean Sheng Tan2019-07-171-0/+1
* soc/intel/common: Add CM246 LPC device idNico Huber2019-07-121-0/+1
* soc/intel/common: Check bios_size and window_size after MIN operationJohn Zhao2019-07-111-1/+1
* Replace ENV_RAMSTAGE with ENV_PAYLOAD_LOADERSubrata Banik2019-06-241-1/+1
* soc/intel/icelake: Replace PCI device LPC to ESPI as per EDSSubrata Banik2019-06-131-7/+7
* src/soc/intel/skylake/bootblock: Add SPT C236 to PCH TableChristian Walter2019-06-081-1/+1
* soc/intel/common: Check bios_size and window_size after MIN operationJohn Zhao2019-05-291-0/+3
* src/include/device/pci_ids.h: Add Kabylake C236 DeviceChristian Walter2019-05-281-0/+1
* soc/skylake: Add missing PCH IDsMarius Genheimer2019-05-061-0/+5
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* soc/intel/skylake: Add H110 PCH seriesMaxim Polyakov2019-03-061-0/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* soc/intel/common: Include cometlake PCH IDsRonak Kanabar2019-02-261-0/+5
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-2/+2
* soc/intel: Fix bad uses of __SIMPLE_DEVICE__Kyösti Mälkki2019-01-031-8/+0
* soc/intel/common/lpc_lib: Add function to disable LPC Clock RunNico Huber2018-12-051-0/+6
* soc/intel/skylake: Add PCH sku id's supported for KBLPraveen hodagatta pranesh2018-11-081-0/+3
* soc/intel/common: Include Icelake device IDsAamir Bohra2018-11-071-0/+7
* soc/intel/cannonlake: Add new cannon lake PCH-H supportpraveen hodagatta pranesh2018-10-171-0/+2
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* soc/intel/common/block: Don't use device_t in ramstageElyes HAOUAS2018-09-181-3/+3
* src: Get rid of device_tElyes HAOUAS2018-06-141-2/+10
* compiler.h: add __weak macroAaron Durbin2018-04-241-2/+3
* soc/intel/common: Adjust LPC Generic IO setupLijian Zhao2018-04-201-11/+18
* soc/intel: Add KBL-S MCH and some KBL PCH supportGaggery Tsai2018-03-261-0/+4
* soc/intel/common: Enable decoding of the COMB range to LPC based on KconfigSubrata Banik2018-03-092-10/+25
* soc/intel/skylake: Add Kabylake PCH H device ID'sV Sowmya2018-02-071-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-12 23:40:56 +0000