summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/quark/Makefile.inc
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/quark: Drop supportFelix Singer2023-05-201-72/+0
* soc/intel/quark/Makefile.inc: Remove path to non-existent folderElyes Haouas2022-12-091-1/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-251-1/+0
* cpu/x86/tsc: Deduplicate Makefile logicAngel Pons2021-09-081-1/+0
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-091-9/+1
* soc: Remove copyright noticesPatrick Georgi2020-03-181-1/+0
* soc/intel/{apl,dnv,quark}: Use strip_quotes for FSP optionsMario Scheithauer2019-11-071-1/+1
* drivers/intel/fsp2_0: Use strip_quotes for cbfs filenamesWim Vervoorn2019-11-051-1/+1
* arch/x86: Use the stage argument to implement cbmem_topArthur Heymans2019-11-031-2/+0
* soc,mb/intel: clean up remaining FSP2.0 socs/boardsMichael Niewöhner2019-10-261-4/+4
* mb/intel/galileo: Drop the FSP1.1 optionArthur Heymans2019-02-111-1/+0
* soc/intel/common: Bring DISPLAY_MTRRS into the lightNico Huber2018-11-231-0/+1
* soc/intel/quark: Add legacy SPI flash controller driverLee Leahy2017-06-201-0/+2
* soc/intel/quark: Add SD/MMC test supportLee Leahy2017-05-081-0/+3
* soc/intel/quark: Add the verstage filesLee Leahy2017-03-131-0/+5
* soc/intel/quark: Add FSP 2.0 romstage supportLee Leahy2016-08-051-0/+11
* soc/intel/quark: Add FSP 2.0 boot block supportLee Leahy2016-08-051-0/+3
* soc/intel/quark: Prepare for FSP2.0 supportLee Leahy2016-08-031-0/+1
* soc/intel/quark: Remove use of PDAT.bin fileLee Leahy2016-07-081-6/+0
* soc/intel/quark: Add C bootblockLee Leahy2016-06-121-0/+7
* soc/intel/quark: Split I2C out from driverLee Leahy2016-05-311-0/+2
* soc/intel/quark: Rename pmc.c to lpc.cLee Leahy2016-05-311-1/+1
* soc/intel/quark: Rename usb.c to ehci.cLee Leahy2016-05-231-1/+1
* soc/intel/quark: Add I2C supportLee Leahy2016-05-181-0/+1
* soc/intel/quark: Add USB PHY initializationLee Leahy2016-05-041-0/+3
* soc/intel/quark: Initialize some of the FADT base registersLee Leahy2016-02-291-0/+1
* soc/intel/quark: Add the initial pieces required for ACPI tablesLee Leahy2016-02-221-0/+1
* soc/intel/quark: Enable HSUART1Lee Leahy2016-02-181-1/+2
* soc/intel/quark: Establish the Memory MapLee Leahy2016-02-181-0/+1
* soc/intel/quark: Call FSP SiliconInitLee Leahy2016-02-101-0/+2
* soc/intel/quark: Enable Serial PortLee Leahy2016-02-091-0/+4
* soc/intel/quark: Add TempRamInit supportLee Leahy2016-02-081-0/+12
* soc/intel/quark: Enable ESRAMLee Leahy2016-02-081-0/+7
* soc/intel/quark: Add minimal Quark SoC X1000 filesLee Leahy2016-02-041-0/+29