index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
tigerlake
/
include
/
soc
/
pci_devs.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/{adl,jsl,mtl,tgl}: Add ACPI name for GNA device
Matt DeVillier
2023-09-01
1
-0
/
+4
*
soc/intel/tigerlake: Add USBOTG and CrashLog to irq table
Frans Hendriks
2022-08-10
1
-0
/
+1
*
soc/intel/tigerlake: Drop unused `PCH_DEV_SLOT_LPC` macro
Subrata Banik
2022-05-25
1
-1
/
+0
*
soc/intel/tigerlake: Add TGL-H PEG ports
Jeremy Soller
2021-08-24
1
-0
/
+5
*
soc/intel/tigerlake: Add PCIe root ports for PCH-H
Jeremy Soller
2021-08-24
1
-0
/
+26
*
soc/intel/tigerlake: Enable support for common IRQ block
Tim Wawrzynczak
2021-06-29
1
-0
/
+1
*
soc/intel/tigerlake: Remove obsolete CNVi Bluetooth PCI device
Cliff Huang
2021-03-15
1
-2
/
+0
*
soc/intel/tigerlake: Add CrashLog implementation for intel TGL
Francois Toguo
2021-02-22
1
-0
/
+7
*
soc/intel/tigerlake: Add some helper macros for accessing TCSS DMA devices
Tim Wawrzynczak
2020-11-30
1
-2
/
+4
*
soc/intel/tigerlake: Disable CPU PCIe in FSP
Shaunak Saha
2020-07-26
1
-0
/
+3
*
soc/intel/tigerlake: Disable Thunderbolt PCIe root ports bus master
John Zhao
2020-07-07
1
-0
/
+2
*
soc/intel/tigerlake: Disable VMD
Wonkyu Kim
2020-05-26
1
-0
/
+4
*
soc/intel/tigerlake: Add FSP UPD TcssDma0En and TcssDma1En
John Zhao
2020-05-18
1
-3
/
+13
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-13
/
+2
*
soc/intel/tigerlake: Remove Jasper Lake SoC references
Aamir Bohra
2020-04-01
1
-11
/
+0
*
soc/intel/tigerlake: Make PCH_DEV_UART3 macro definition proper
Subrata Banik
2020-03-21
1
-1
/
+1
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-1
/
+0
*
soc/intel/tigerlake: Enable VT-d and generate DMAR ACPI table
John Zhao
2020-03-12
1
-1
/
+5
*
soc/intel/tigerlake: Update FSP params for Jasper Lake
Maulik V Vaghela
2020-02-27
1
-0
/
+11
*
soc/intel/tigerlake: Update pci dev definition
Wonkyu Kim
2020-01-18
1
-74
/
+64
*
soc/intel/tigerlake/bootblock: Do initial SoC commit till bootblock
Subrata Banik
2019-11-09
1
-0
/
+205