summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/tigerlake
Commit message (Expand)AuthorAgeFilesLines
* src: Remove unused <arch/cpu.h>Elyes HAOUAS2021-02-111-1/+0
* soc/intel/tgl: Update S0ix enable mask based on SoC and mainboard designShreesh Chhabbi2021-02-102-1/+77
* soc/amd,intel: Drop s3_resume parameter on FSP-S functionsKyösti Mälkki2021-02-092-4/+2
* soc/intel: Drop CID1 from GNVSKyösti Mälkki2021-02-081-4/+0
* drivers/intel/fsp2_0: Add support for MP services2 PPIAamir Bohra2021-02-061-1/+1
* intel: Rename config FSP_USES_MP_SERVICES_PPI to MP_SERVICES_PPIFurquan Shaikh2021-02-061-1/+1
* intel: Drop FSP_PEIM_TO_PEIM_INTERFACEFurquan Shaikh2021-02-061-1/+1
* soc/intel/tigerlake: Drops 100ms delay in TBT PCIe root ports _PS0John Zhao2021-02-041-2/+0
* soc/intel/tgl: Add configurable value for ConfigTdpLevelDerek Huang2021-02-031-0/+3
* src: Remove unused <cbmem.h>Elyes HAOUAS2021-02-031-1/+0
* soc/intel/*: drop incomplete and unneeded check for DMI SRLOCKMichael Niewöhner2021-01-311-16/+1
* soc/intel: Replace `SA_PCIEX_LENGTH` Kconfig optionsAngel Pons2021-01-301-1/+1
* device/Kconfig: Declare MMCONF symbols' type onceAngel Pons2021-01-291-1/+0
* arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki2021-01-281-4/+0
* soc/intel: Move c-state resource defineMarc Jones2021-01-261-9/+0
* soc/intel/{skl,cnl,xsp,icl,tgl,ehl,adl,jsl}: use common LPC mirroringMichael Niewöhner2021-01-252-40/+2
* soc/intel/tgl and tgl mb/google,intel: Use the newly added meminit block driverFurquan Shaikh2021-01-253-540/+242
* soc/intel/tigerlake: Disable Internal Gfx based on SOC_INTEL_DISABLE_IGDBora Guvendik2021-01-251-5/+6
* ACPI: Add helpers for CBMEM_ID_POWER_STATEKyösti Mälkki2021-01-231-5/+3
* ELOG: Add const qualifier for chipset_power_stateKyösti Mälkki2021-01-231-2/+2
* soc/intel/*: drop broken LPC mmio codeMichael Niewöhner2021-01-201-15/+0
* ACPI GNVS: Drop most dev_count_cpu()Kyösti Mälkki2021-01-201-3/+0
* soc/intel/common: Move L1_substates_control to pcie_rp.hEric Lai2021-01-181-6/+2
* soc/intel/tgl: Add configurable value for UsbTcPortEnBrandon Breitenstein2021-01-142-0/+8
* soc/intel/tigerlake: Disable TC cold supportSrinidhi N Kaushik2021-01-131-0/+3
* soc/intel: rename uart_max_indexMichael Niewöhner2021-01-121-1/+1
* soc/intel/{icl,tgl,jsl,ehl}: add LPIT supportMichael Niewöhner2021-01-112-0/+3
* soc/intel/uart: Drop SoC callback `soc_uart_console_to_device`Furquan Shaikh2021-01-111-21/+5
* soc/intel: Rename to soc_fill_gnvs()Kyösti Mälkki2021-01-101-1/+1
* ACPI: Drop redundant ChromeOS setup for GNVSKyösti Mälkki2021-01-101-11/+0
* ACPI: Drop redundant CONSOLE_CBMEM setup in GNVSKyösti Mälkki2021-01-101-4/+0
* soc/intel: Drop `dev` parameter from soc_get_gen_io_dec_range()Furquan Shaikh2021-01-081-2/+2
* soc/intel/tigerlake: Enable USB2 port reset message on Type-C portsJohn Zhao2021-01-082-0/+5
* soc/intel/common: Move gfx.asl to drivers/intel/gmaMatt DeVillier2020-12-301-1/+1
* soc/intel: hook up new gpio device in the soc chipsMichael Niewöhner2020-12-303-0/+5
* src/soc/intel: Add support for CAR_HAS_SF_MASKS and select for TGLShreesh Chhabbi2020-12-141-0/+1
* soc/intel: Remove INTEL_CAR_NEM_ENHANCED_V2 config optionShreesh Chhabbi2020-12-141-1/+1
* soc/intel/tigerlake: Enable CSE Lite driver for TGL platform in romstageSridhar Siricilla2020-12-141-1/+12
* soc/intel/tigerlake: Drop unreferenced devicetree settingsAngel Pons2020-12-141-2/+0
* soc/intel/tigerlake: Check TBT & TCSS ports for wake eventsTim Wawrzynczak2020-12-101-6/+31
* soc/intel/common: Adapt XHCI elog driver for reuseTim Wawrzynczak2020-12-102-37/+47
* soc/intel/common/dmi: Move DMI defines into DMI driver headerSrinidhi N Kaushik2020-12-091-3/+1
* soc/intel/tigerlake: Enable support for extended BIOS windowFurquan Shaikh2020-12-091-0/+7
* src/soc/intel/tigerlake: Add SPI DMI Destination IDSrinidhi N Kaushik2020-12-082-0/+12
* soc/intel/tigerlake: Add some helper macros for accessing TCSS DMA devicesTim Wawrzynczak2020-11-301-2/+4
* lp4x: Add new memory parts and generate SPDsNick Vaccaro2020-11-301-0/+1
* soc/intel: Configure P2SB before other PCH controllersFurquan Shaikh2020-11-291-2/+7
* soc/intel/tigerlake: Fix overlapping memory address used for early GSPI2 and ...Bora Guvendik2020-11-221-1/+1
* soc/intel/tigerlake: Enable GPIO IOSTANDBY configurationDuncan Laurie2020-11-201-0/+1
* soc/intel/tigerlake: Expose UPD to enable Precision Time MeasurementDuncan Laurie2020-11-202-0/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-01 21:10:30 +0000