index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
xeon_sp
/
cpx
/
Kconfig
Commit message (
Expand
)
Author
Age
Files
Lines
*
Reland "Kconfig: Bring HEAP_SIZE to a common, large value"
Patrick Georgi
2024-01-17
1
-4
/
+0
*
Revert "Kconfig: Bring HEAP_SIZE to a common, large value"
Patrick Georgi
2023-11-07
1
-0
/
+4
*
Kconfig: Bring HEAP_SIZE to a common, large value
Patrick Georgi
2023-10-11
1
-4
/
+0
*
soc/intel/xeon_sp/*/Kconfig: Refactor out and remove SOC_SPECIFIC_OPTIONS
Elyes Haouas
2023-08-12
1
-4
/
+10
*
soc/intel/xeon_sp: Read ioapic configuration from hardware
Arthur Heymans
2022-12-06
1
-4
/
+0
*
soc/intel/xeon_sp: Make gsi_bases platform independent
Christian Walter
2022-07-15
1
-0
/
+8
*
cpu/x86/Kconfig: Remove unused CPU_ADDR_BITS
Arthur Heymans
2021-11-03
1
-4
/
+0
*
soc/intel/xeon_sp/cpx: Use FSP repo
Arthur Heymans
2021-09-23
1
-3
/
+5
*
intel/xeon_sp/cpx: Hook up public microcode release
Arthur Heymans
2021-09-09
1
-1
/
+0
*
src/*: Specify type of `DIMM_MAX` once
Angel Pons
2021-09-03
1
-1
/
+0
*
src/*: Specify type of `DIMM_SPD_SIZE` once
Angel Pons
2021-09-03
1
-1
/
+0
*
xeon_sp/{cpx,skx}: Add config IFD_CHIPSET 'lbg'
Johnny Lin
2021-06-28
1
-0
/
+4
*
arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limits
Kyösti Mälkki
2021-01-28
1
-4
/
+0
*
soc/intel/xeon_sp/cpx: Account for 'rc' heap manager
Arthur Heymans
2021-01-24
1
-3
/
+12
*
sec/intel/txt/Kconfig: Make TXT HEAP and SINIT size configurable
Arthur Heymans
2020-12-29
1
-0
/
+17
*
soc/intel/xeon_sp/skx: Hook up microcode blob
Arthur Heymans
2020-12-14
1
-0
/
+4
*
soc/intel/xeon_sp: Enable SMI handler
Rocky Phagura
2020-11-24
1
-0
/
+4
*
soc/intel/xeon_sp/cpx: Align coreboot CAR symbols to FSP-T
Arthur Heymans
2020-11-04
1
-7
/
+12
*
soc/intel/xeon_sp: Set CPU_ADDR_BITS to 46 for SKX and CPX
Christian Walter
2020-10-09
1
-0
/
+4
*
soc/intel/xeon_sp/cpx/Kconfig: Relocate 'select CACHE_MRC_SETTINGS'
Elyes HAOUAS
2020-08-20
1
-2
/
+0
*
xeon_sp/cpx: Enable ACPI P-state support
Jingle Hsu
2020-08-18
1
-0
/
+4
*
soc/intel/xeon_sp/cpx: configure STACK_SIZE
Jonathan Zhang
2020-08-03
1
-0
/
+4
*
soc/intel/xeon_sp/cpx: enable PLATFORM_USES_FSP2_2
Jonathan Zhang
2020-08-03
1
-9
/
+11
*
soc/intel/xeon_sp/cpx: configure DIMM_MAX and DIMM_SPD_SIZE
Jonathan Zhang
2020-07-31
1
-0
/
+11
*
soc/intel/xeon_sp/cpx: select CACHE_MRC_SETTINGS
Jonathan Zhang
2020-06-14
1
-0
/
+2
*
soc/intel/xeon_sp: select UDK_2017_binding
Jonathan Zhang
2020-05-26
1
-8
/
+0
*
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-18
1
-2
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/intel/xeon_sp/cpx: Enable common P2SB
Andrey Petrov
2020-05-01
1
-0
/
+3
*
soc/intel/xeon_sp/cpx: Bump MAX_CPUS
Andrey Petrov
2020-04-24
1
-1
/
+1
*
soc/intel/xeon_sp/cpx: Work around FSP-M issues
Andrey Petrov
2020-04-24
1
-3
/
+2
*
soc/intel/xeon_sp: Add basic Cooperlake-SP support
Andrey Petrov
2020-03-26
1
-0
/
+78