index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
sifive
/
fu540
/
clock.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Replace some ENV_ROMSTAGE with ENV_RAMINIT
Kyösti Mälkki
2022-06-07
1
-2
/
+2
*
soc/sifive: Drop unneeded empty lines
Elyes HAOUAS
2020-08-24
1
-2
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/sifive: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
1
-13
/
+2
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-1
/
+0
*
soc/{samsung,sifive}: Fix typos
Elyes HAOUAS
2020-02-24
1
-1
/
+1
*
soc/{amd,cavium,mediatek,sifive}: Remove unused <stdlib.h>
Elyes HAOUAS
2019-12-19
1
-1
/
+0
*
Change all clrsetbits_leXX() to clrsetbitsXX()
Julius Werner
2019-12-04
1
-7
/
+7
*
src/mb/sifive/hifive-unleashed: initialize Gigabit Ethernet Controller
Xiang Wang
2019-03-18
1
-0
/
+35
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-1
/
+1
*
soc/sifive/fu540: Add helper function to get tlclk frequency
Jonathan Neuschäfer
2018-12-05
1
-0
/
+11
*
soc/sifive/fu540: Load PLL settings from a struct
Jonathan Neuschäfer
2018-12-04
1
-84
/
+72
*
soc/sifive/fu540: Simplify UART refclk calculation
Jonathan Neuschäfer
2018-12-03
1
-0
/
+1
*
soc/sifive/fu540: Document #if ENV_ROMSTAGE line
Jonathan Neuschäfer
2018-09-26
1
-3
/
+2
*
soc/sifive/fu540: Switch clock to 1GHz in romstage
Philipp Hug
2018-09-14
1
-16
/
+44
*
soc/sifive/fu540: Get SDRAM controller out of reset
Philipp Hug
2018-09-13
1
-0
/
+34
*
soc/sifive/fu540: Update clock settings according SiFive bootloader
Philipp Hug
2018-09-13
1
-8
/
+30
*
soc/sifive/fu540: Initialize PLL and clock
Philipp Hug
2018-09-12
1
-0
/
+180