summaryrefslogtreecommitdiffstats
path: root/src/southbridge
Commit message (Expand)AuthorAgeFilesLines
* sb/intel/lynxpoint: Add SerialIO UART console supportAngel Pons2021-06-097-3/+120
* sb/intel/lynxpoint: Drop P_LVLx support in FADTAngel Pons2021-06-071-3/+3
* sb/intel/bd82x6x: Drop P_LVLx support in FADTAngel Pons2021-06-072-11/+3
* sb/intel/ibexpeak: Drop P_LVLx support in FADTAngel Pons2021-06-071-10/+3
* sb/intel/bd82x6x: Add missing ID for PCI bridgeJames Ye2021-06-071-3/+9
* sb/intel/bd82x6x: Use array for PCIe ASPM overridesAngel Pons2021-06-072-34/+2
* sb/intel/lynxpoint: Add pch_iobp_exec() functionAngel Pons2021-05-203-0/+31
* sb/intel/lynxpoint: Relocate SATA clock gating writeAngel Pons2021-05-202-2/+1
* sb/intel: Drop outdated SMBus I/O BAR commentAngel Pons2021-05-164-32/+0
* sb/intel/common/pmclib: Use pmbase functionsArthur Heymans2021-05-071-17/+11
* sb/intel/common: Fix platform_is_resuming()Arthur Heymans2021-05-071-1/+5
* sb/intel/common: Implement acpi_is_wakeup_s3()Arthur Heymans2021-05-071-0/+5
* src: Retype option API to use unsigned integersAngel Pons2021-05-0615-32/+32
* nb/intel: Don't select VBOOT_SEPARATE_VERSTAGEArthur Heymans2021-05-051-2/+2
* sb/intel/lynxpoint: Fix VBOOT with !CONFIG_INTEL_LYNXPOINT_LPArthur Heymans2021-05-052-1/+2
* sb/intel/common: Refactor _PRT generation to support GSI-based tablesTim Wawrzynczak2021-04-2710-78/+173
* sb/intel/lynxpoint: Add and use power state bit macrosAngel Pons2021-04-262-15/+26
* ChromeOS: Use CHROMEOS_NVS guardKyösti Mälkki2021-04-212-2/+2
* {sb,soc}/intel: Use `get_int_option` functionAngel Pons2021-04-219-51/+21
* sb/intel/bd82x6x: Use {get,set}_int_optionAngel Pons2021-04-212-8/+6
* sb/intel/x/sata.c: Use `get_int_option` for `sata_mode`Angel Pons2021-04-214-34/+15
* sb/intel/common: Drop some PCH_LPC_DEV macrosAngel Pons2021-04-192-18/+4
* sb/amd/pi/hudson: remove unused Bolton PI FCH codeFelix Held2021-04-117-48/+2
* sb/intel/x/smbus.c: Correct register access widthAngel Pons2021-04-113-14/+3
* arch/x86: Provide readXp/writeXp helpers in arch/mmio.hAngel Pons2021-04-061-15/+0
* sb/intel/i82371eb: Do not read PM/SMBus I/O ports at runtimeKeith Hui2021-04-061-24/+0
* sb/intel/*/smihandler.c: Correct BIOS_CNTL access widthAngel Pons2021-04-062-4/+4
* nb/intel/haswell: Move USB config API into Lynx PointAngel Pons2021-03-251-0/+42
* sb/intel/common: Use new acpigen_write_PRT_*_entry functionsTim Wawrzynczak2021-03-241-10/+7
* {lynxpoint/broadwell}: Set Azalia HDCFG.BCLD bitAngel Pons2021-03-221-0/+7
* {lynxpoint,broadwell}/hda_verb.c: Drop effect-free writeAngel Pons2021-03-221-3/+0
* sb/intel/lynxpoint/hda_verb.c: Add missing codec detect stepsAngel Pons2021-03-221-1/+14
* mb/asus/p2b: Refactor southbridge ACPI stuffKeith Hui2021-03-221-3/+83
* lynxpoint/broadwell: Rename LP GPIO config globalAngel Pons2021-03-222-2/+2
* acpi/acpigen.h: Add more intuitive AML package closing functionsJakub Czapiga2021-03-221-1/+0
* sb/intel/lynxpoint: Move S3 check out of `early_pch_init`Angel Pons2021-03-152-12/+2
* sb/intel/lynxpoint: Replace HPET_ADDRAngel Pons2021-03-151-2/+0
* nb/intel/haswell: Finalize northbridge in ramstageAngel Pons2021-03-101-1/+0
* sb/intel/lynxpoint/me.c: Reorder functionsAngel Pons2021-03-071-115/+113
* sb/intel/lynxpoint: Finalize ME in ramstageAngel Pons2021-03-074-47/+15
* sb/intel/lynxpoint/me.c: Use res2mmio()Angel Pons2021-03-071-1/+1
* sb/intel/lynxpoint: Retype `mei_base_address` pointerAngel Pons2021-03-071-9/+9
* sb/intel/common/pciehp: Replace HP dummy device with common codeArthur Heymans2021-03-077-54/+24
* sb/ti/pcixx12: Remove NOOP chip driverArthur Heymans2021-03-051-9/+0
* sb/intel/lynxpoint: Refactor `usb_xhci_port_count_usb3`Angel Pons2021-03-051-9/+10
* soc/intel/broadwell/pch: Use Lynx Point smbus.cAngel Pons2021-03-051-0/+1
* sb/intel/lynxpoint/lpc.c: Relocate lock bit writeAngel Pons2021-03-031-3/+3
* sb/intel/bd82x6x: Turn ME PCI register structs into unionsAngel Pons2021-03-018-121/+105
* sb/intel/lynxpoint/me_9.x.c: Rename to me.cAngel Pons2021-03-012-2/+2
* sb/intel/ibexpeak: Drop useless bd82x6x pcie.cAngel Pons2021-02-271-1/+0