summaryrefslogtreecommitdiffstats
path: root/IntelFsp2Pkg/Include/Ppi
diff options
context:
space:
mode:
authorMichael Kubacki <michael.kubacki@microsoft.com>2021-12-05 14:53:59 -0800
committermergify[bot] <37929162+mergify[bot]@users.noreply.github.com>2021-12-07 17:24:28 +0000
commit111f2228ddf487b0ac3491e416bb3dcdcfa4f979 (patch)
tree27e94e32b6773d887d66706d7c8643d2d32be008 /IntelFsp2Pkg/Include/Ppi
parent45ce0a67bb4ee80f27da93777c623f51f344f23b (diff)
downloadedk2-111f2228ddf487b0ac3491e416bb3dcdcfa4f979.tar.gz
edk2-111f2228ddf487b0ac3491e416bb3dcdcfa4f979.tar.bz2
edk2-111f2228ddf487b0ac3491e416bb3dcdcfa4f979.zip
IntelFsp2Pkg: Apply uncrustify changes
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3737 Apply uncrustify changes to .c/.h files in the IntelFsp2Pkg package Cc: Andrew Fish <afish@apple.com> Cc: Leif Lindholm <leif@nuviainc.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Signed-off-by: Michael Kubacki <michael.kubacki@microsoft.com> Reviewed-by: Chasel Chiu <chasel.chiu@intel.com>
Diffstat (limited to 'IntelFsp2Pkg/Include/Ppi')
-rw-r--r--IntelFsp2Pkg/Include/Ppi/FspmArchConfigPpi.h14
-rw-r--r--IntelFsp2Pkg/Include/Ppi/TempRamExitPpi.h6
2 files changed, 10 insertions, 10 deletions
diff --git a/IntelFsp2Pkg/Include/Ppi/FspmArchConfigPpi.h b/IntelFsp2Pkg/Include/Ppi/FspmArchConfigPpi.h
index 7709096890..2559627c65 100644
--- a/IntelFsp2Pkg/Include/Ppi/FspmArchConfigPpi.h
+++ b/IntelFsp2Pkg/Include/Ppi/FspmArchConfigPpi.h
@@ -10,7 +10,7 @@
#ifndef _FSPM_ARCH_CONFIG_PPI_H_
#define _FSPM_ARCH_CONFIG_PPI_H_
-#define FSPM_ARCH_CONFIG_PPI_REVISION 0x1
+#define FSPM_ARCH_CONFIG_PPI_REVISION 0x1
///
/// Global ID for the FSPM_ARCH_CONFIG_PPI.
@@ -27,21 +27,21 @@ typedef struct {
///
/// Revision of the structure
///
- UINT8 Revision;
- UINT8 Reserved[3];
+ UINT8 Revision;
+ UINT8 Reserved[3];
///
/// Pointer to the non-volatile storage (NVS) data buffer.
/// If it is NULL it indicates the NVS data is not available.
///
- VOID *NvsBufferPtr;
+ VOID *NvsBufferPtr;
///
/// Size of memory to be reserved by FSP below "top
/// of low usable memory" for bootloader usage.
///
- UINT32 BootLoaderTolumSize;
- UINT8 Reserved1[4];
+ UINT32 BootLoaderTolumSize;
+ UINT8 Reserved1[4];
} FSPM_ARCH_CONFIG_PPI;
-extern EFI_GUID gFspmArchConfigPpiGuid;
+extern EFI_GUID gFspmArchConfigPpiGuid;
#endif // _FSPM_ARCH_CONFIG_PPI_H_
diff --git a/IntelFsp2Pkg/Include/Ppi/TempRamExitPpi.h b/IntelFsp2Pkg/Include/Ppi/TempRamExitPpi.h
index 0db54dfa45..b497e33c5b 100644
--- a/IntelFsp2Pkg/Include/Ppi/TempRamExitPpi.h
+++ b/IntelFsp2Pkg/Include/Ppi/TempRamExitPpi.h
@@ -36,7 +36,7 @@ typedef struct _FSP_TEMP_RAM_EXIT_PPI FSP_TEMP_RAM_EXIT_PPI;
**/
typedef
EFI_STATUS
-(EFIAPI *FSP_TEMP_RAM_EXIT) (
+(EFIAPI *FSP_TEMP_RAM_EXIT)(
IN VOID *TempRamExitParamPtr
);
@@ -44,9 +44,9 @@ EFI_STATUS
/// This PPI provides function to disable temporary memory.
///
struct _FSP_TEMP_RAM_EXIT_PPI {
- FSP_TEMP_RAM_EXIT TempRamExit;
+ FSP_TEMP_RAM_EXIT TempRamExit;
};
-extern EFI_GUID gFspTempRamExitPpiGuid;
+extern EFI_GUID gFspTempRamExitPpiGuid;
#endif // _FSP_TEMP_RAM_EXIT_PPI_H_