summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson
Commit message (Expand)AuthorAgeFilesLines
* clk: meson: gxbb: Fix the SDM_EN bit for MPLL0 on GXBBMartin Blumenstingl2022-01-271-3/+41
* clk: meson: g12a: fix gp0 and hifi rangesJerome Brunet2021-07-141-1/+1
* clk: meson: clk-pll: propagate the error from meson_clk_pll_set_rate()Martin Blumenstingl2021-03-041-2/+3
* clk: meson: clk-pll: make "ret" a signed integerMartin Blumenstingl2021-03-041-1/+2
* clk: meson: clk-pll: fix initializing the old rate (fallback) for a PLLMartin Blumenstingl2021-03-041-1/+1
* clk: meson: Kconfig: fix dependency for G12AKevin Hilman2020-12-301-0/+1
* clk: meson: g12a: mark fclk_div2 as criticalStefan Agner2020-10-291-0/+11
* clk: meson: meson8b: Don't rely on u-boot to init all GP_PLL registersMartin Blumenstingl2020-06-242-0/+13
* clk: meson: meson8b: Fix the vclk_div{1, 2, 4, 6, 12}_en gate bitsMartin Blumenstingl2020-06-241-5/+5
* clk: meson: meson8b: Fix the polarity of the RESET_N linesMartin Blumenstingl2020-06-241-23/+56
* clk: meson: meson8b: Fix the first parent of vid_pll_in_selMartin Blumenstingl2020-06-241-1/+1
* clk: meson: meson8b: make the CCF use the glitch-free mali muxMartin Blumenstingl2020-02-241-4/+7
* clk: meson: pll: Fix by 0 division in __pll_params_to_rate()Remi Pommarel2020-02-241-0/+9
* clk: meson: g12a: fix missing uart2 in regmap tableJerome Brunet2020-02-141-0/+1
* clk: meson: axg-audio: fix regmap last registerJerome Brunet2020-01-171-1/+1
* clk: meson: g12a: set CLK_MUX_ROUND_CLOSEST on the cpu clock muxesNeil Armstrong2019-10-011-0/+9
* clk: meson: g12a: fix cpu clock rate settingNeil Armstrong2019-10-011-2/+2
* clk: meson: gxbb: let sar_adc_clk_div set the parent clock rateMartin Blumenstingl2019-10-011-0/+1
*-. Merge branches 'clk-init-destroy', 'clk-doc', 'clk-imx' and 'clk-allwinner' i...Stephen Boyd2019-09-191-2/+5
|\ \
| * | clk: meson: axg-audio: Don't reference clk_init_data after registrationStephen Boyd2019-08-161-2/+5
| |/
* | clk: meson: g12a: add support for SM1 CPU 1, 2 & 3 clocksNeil Armstrong2019-08-262-1/+61
* | clk: meson: g12a: add support for SM1 DynamIQ Shared Unit clockNeil Armstrong2019-08-262-1/+198
* | clk: meson: g12a: add support for SM1 GP1 PLLNeil Armstrong2019-08-262-1/+310
* | clk: meson: axg-audio: add g12a reset supportJerome Brunet2019-08-202-2/+106
* | Merge branch 'v5.4/dt' into v5.4/driversJerome Brunet2019-08-091-1/+0
|\ \
| * | clk: meson: g12a: expose CPUB clock ID for G12BNeil Armstrong2019-08-091-1/+0
| |/
* | clk: meson: g12a: add notifiers to handle cpu clock changeNeil Armstrong2019-08-091-54/+481
* | clk: meson: add g12a cpu dynamic divider driverNeil Armstrong2019-08-094-0/+99
* | clk: meson: remove clk input helperAlexandre Mergnat2019-07-294-72/+0
* | clk: meson: remove ee input bypass clocksAlexandre Mergnat2019-07-293-13/+0
* | clk: meson: clk-regmap: migrate to new parent description methodAlexandre Mergnat2019-07-295-6/+21
* | clk: meson: meson8b: migrate to the new parent description methodAlexandre Mergnat2019-07-291-211/+496
* | clk: meson: axg: migrate to the new parent description methodAlexandre Mergnat2019-07-291-60/+144
* | clk: meson: gxbb: migrate to the new parent description methodAlexandre Mergnat2019-07-291-203/+451
* | clk: meson: g12a: migrate to the new parent description methodAlexandre Mergnat2019-07-291-394/+693
* | clk: meson: remove ao input bypass clocksAlexandre Mergnat2019-07-293-46/+0
* | clk: meson: axg-aoclk: migrate to the new parent description methodAlexandre Mergnat2019-07-291-26/+37
* | clk: meson: gxbb-aoclk: migrate to the new parent description methodAlexandre Mergnat2019-07-291-28/+27
* | clk: meson: g12a-aoclk: migrate to the new parent description methodAlexandre Mergnat2019-07-291-31/+50
* | clk: meson: axg-audio: migrate to the new parent description methodAlexandre Mergnat2019-07-292-142/+120
* | clk: meson: g12a: fix hifi typo in mali parent_namesAlexandre Mergnat2019-07-251-1/+1
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2019-07-1710-23/+1074
|\
| * clk: meson: g12a: mark fclk_div3 as criticalNeil Armstrong2019-06-111-0/+10
| * clk: meson: g12a: Add support for G12B CPUB clocksNeil Armstrong2019-06-112-1/+801
| * clk: meson-g12a: add temperature sensor clocksGuillaume La Roque2019-06-112-1/+33
| * clk: meson: meson8b: add the cts_i958 clockMartin Blumenstingl2019-06-112-1/+25
| * clk: meson: meson8b: add the cts_mclk_i958 clocksMartin Blumenstingl2019-06-112-1/+69
| * clk: meson: meson8b: add the cts_amclk clocksMartin Blumenstingl2019-06-112-1/+69
| * clk: meson: g12a: add controller register initJerome Brunet2019-05-201-1/+7
| * clk: meson: eeclk: add init regsJerome Brunet2019-05-202-0/+5