summaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: rzg2l: Make use of CLK_MON registers optionalPhil Edworthy2022-05-054-1/+16
* clk: renesas: rzg2l: Set HIWORD mask for all mux and dividersPhil Edworthy2022-05-053-31/+19
* clk: renesas: rzg2l: Add read only versions of the clk macrosPhil Edworthy2022-05-053-6/+12
* clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macroPhil Edworthy2022-05-053-22/+19
* clk: renesas: r9a07g044: Fix OSTM1 module clock nameGeert Uytterhoeven2022-05-051-1/+1
* clk: renesas: r9a07g043: Add clock and reset entries for ADCBiju Das2022-05-051-0/+6
* clk: renesas: r9a07g043: Add TSU clock and reset entryBiju Das2022-05-051-0/+6
* clk: renesas: r9a07g043: Add RSPI clock and reset entriesBiju Das2022-05-051-0/+9
* clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Co...Biju Das2022-05-051-0/+18
* clk: renesas: r9a07g044: Add DSI clock and reset entriesBiju Das2022-05-051-1/+16
* clk: renesas: r9a07g044: Add LCDC clock and reset entriesBiju Das2022-05-051-1/+8
* clk: renesas: r9a07g044: Add M4 Clock supportBiju Das2022-05-051-1/+18
* clk: renesas: r9a07g044: Add M3 Clock supportBiju Das2022-05-051-1/+4
* clk: renesas: r9a07g044: Add {M2, M2_DIV2} Clocks supportBiju Das2022-05-051-1/+4
* clk: renesas: r9a07g044: Add M1 clock supportBiju Das2022-05-051-1/+10
* clk: renesas: rzg2l: Add DSI divider clk supportBiju Das2022-05-052-0/+136
* clk: renesas: rzg2l: Add PLL5_4 clk mux supportBiju Das2022-05-052-0/+103
* clk: renesas: rzg2l: Add FOUTPOSTDIV clk supportBiju Das2022-05-052-0/+235
* clk: renesas: cpg-mssr: Add support for R-Car V4HYoshihiro Shimoda2022-04-295-0/+231
* clk: renesas: rcar-gen4: Add CLK_TYPE_GEN4_PLL4Yoshihiro Shimoda2022-04-294-16/+24
* clk: renesas: r9a07g043: Add WDT clock and reset entriesBiju Das2022-04-281-0/+10
* clk: renesas: r9a07g043: Add OSTM clock and reset entriesBiju Das2022-04-281-0/+9
* clk: renesas: r9a07g043: Add clock and reset entries for CANFDBiju Das2022-04-281-0/+5
* clk: renesas: r9a07g043: Add USB clocks/resetsBiju Das2022-04-281-0/+12
* clk: renesas: r9a07g043: Add SSIF-2 clock and reset entriesBiju Das2022-04-281-0/+20
* clk: renesas: r9a07g043: Add I2C clocks/resetsBiju Das2022-04-281-0/+12
* clk: renesas: r9a06g032: Fix the RTC hclock descriptionMiquel Raynal2022-04-281-1/+1
* clk: renesas: r8a779f0: Add UFS clockYoshihiro Shimoda2022-04-251-0/+1
* clk: renesas: r9a07g043: Add SDHI clock and reset entriesBiju Das2022-04-131-0/+35
* clk: renesas: r9a07g043: Add GbEthernet clock/resetBiju Das2022-04-131-0/+10
* clk: renesas: r9a07g043: Add ethernet clock sourcesBiju Das2022-04-131-0/+13
* clk: renesas: r9a07g043: Add GPIO clock and reset entriesBiju Das2022-04-131-0/+5
* clk: renesas: Add support for RZ/G2UL SoCBiju Das2022-04-135-1/+171
* clk: renesas: Move RPC core clocksGeert Uytterhoeven2022-04-1312-57/+51
* clk: renesas: rzg2l: Simplify multiplication/shift logicGeert Uytterhoeven2022-04-131-1/+1
* clk: renesas: r8a77995: Add RPC clocksGeert Uytterhoeven2022-04-112-1/+13
* clk: renesas: r8a77990: Add RPC clocksGeert Uytterhoeven2022-04-111-0/+9
* clk: renesas: rzg2l: Remove unused notifiersPhil Edworthy2022-04-041-2/+0
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2022-04-032-136/+14
|\
| * Revert "clk: Drop the rate range on clk_put()"Stephen Boyd2022-04-022-136/+14
* | Merge tag 'for-5.18/drivers-2022-04-02' of git://git.kernel.dk/linux-blockLinus Torvalds2022-04-021-12/+12
|\ \
| * | Revert "nbd: fix possible overflow on 'first_minor' in nbd_dev_add()"Jens Axboe2022-04-021-12/+12
* | | Merge tag 'pci-v5.18-changes-2' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2022-04-021-8/+0
|\ \ \
| * | | PCI: hv: Remove unused hv_set_msi_entry_from_desc()YueHaibing2022-03-311-8/+0
* | | | Merge tag 'tag-chrome-platform-for-v5.18' of git://git.kernel.org/pub/scm/lin...Linus Torvalds2022-04-026-152/+181
|\ \ \ \
| * | | | platform/chrome: cros_ec_debugfs: detach log reader wq from devmTzung-Bi Shih2022-03-311-6/+6
| * | | | platform: chrome: Split trace include fileGwendal Grignou2022-03-314-97/+127
| * | | | platform/chrome: cros_ec_typec: Update mux flags during partner removalPrashant Malani2022-02-151-0/+1
| * | | | platform/chrome: cros_ec_typec: Configure muxes at start of port updatePrashant Malani2022-02-151-6/+6
| * | | | platform/chrome: cros_ec_typec: Get mux state inside configure_muxPrashant Malani2022-02-151-32/+23
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-26 19:59:45 +0000