summaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/common/fsb.c
Commit message (Expand)AuthorAgeFilesLines
* cpu: Include <cpu/cpu.h> instead of <arch/cpu.h>Elyes Haouas2022-11-081-1/+1
* cpu/intel/common/fsb.c: Sorte includes and add <stdint.h>Elyes Haouas2022-10-061-4/+5
* cpu: add missing arch/cpu.h includesFelix Held2021-09-171-0/+1
* cpu/intel/common/fsb.c: Correct code styleFrans Hendriks2021-01-281-1/+0
* cpu/intel/common/fsb.c: Add Broadwell CPUID modelsAngel Pons2021-01-261-0/+2
* cpu/intel/common/fsb.c: add Crystal Well supportIru Cai2020-08-031-0/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-041-12/+2
* treewide: Replace uses of "Nehalem"Angel Pons2020-03-151-1/+1
* src/: Remove g_ prefixes and _g suffixes from variablesPatrick Georgi2019-12-021-12/+12
* cpu/intel/common/fsb.c: Drop CAR_GLOBAL_MIGRATION supportArthur Heymans2019-11-291-19/+12
* Rangeley: Fix incorrect BCLKKyösti Mälkki2019-11-071-1/+5
* src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS2019-10-281-1/+0
* cpu/intel/common: Fix invalid MSR accessKyösti Mälkki2019-09-241-2/+2
* cpu/intel/common: Extend FSB detection to cover TSCKyösti Mälkki2019-09-191-16/+54
* cpu/x86/lapic: Refactor timer_fsb()Kyösti Mälkki2019-09-191-5/+24
* intel/fsp_rangeley: Use fixed FSB/BCLK value 100 MHzKyösti Mälkki2019-07-011-0/+1
* cpu/intel/common: Add Nehalem for FSB detectionKyösti Mälkki2019-02-131-2/+5
* cpu/intel/common: Split get_ia32_fsb()Kyösti Mälkki2019-02-131-1/+9
* src/cpu/intel: Set get_ia32_fsb function commonElyes HAOUAS2019-01-271-0/+85
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-26 17:41:29 +0000