index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
amd
/
picasso
/
early_fch.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/amd: move set_uart_config prototype to common UART header
Felix Held
2022-10-20
1
-0
/
+1
*
soc/amd: move all AOAC function prototypes to amdblocks/aoac.h
Felix Held
2022-10-20
1
-0
/
+1
*
soc/amd/*/i2c: Move reset_i2c_peripherals to i2c.c
Fred Reitberger
2022-10-18
1
-18
/
+0
*
soc/amd/*: move reset_i2c_peripherals call after early GPIO setup
Felix Held
2022-08-15
1
-1
/
+1
*
src/soc/amd: Remove unused <console/console.h>
Elyes HAOUAS
2022-01-10
1
-1
/
+0
*
soc/amd: make configure_espi_with_mb_hook call conditional
Felix Held
2021-10-15
1
-2
/
+5
*
soc/amd/common/include/espi: rename configure_espi
Felix Held
2021-10-15
1
-1
/
+1
*
soc/amd/common/block/espi_util: Refactor eSPI Setup
Karthikeyan Ramasubramanian
2021-10-13
1
-3
/
+3
*
soc/amd/*: Enable ACPIMMIO decode first in fch_pre_init
Felix Held
2021-10-13
1
-1
/
+3
*
soc/amd/common/block/include/i2c: introduce I2C_RESET_SCL_PIN macro
Felix Held
2021-09-09
1
-2
/
+2
*
soc/amd/*/bootblock,early_fch: rework i2c_scl_pins configuration
Felix Held
2021-09-08
1
-3
/
+3
*
soc/amd: Show SPI settings in bootblock
Martin Roth
2021-08-30
1
-0
/
+1
*
soc/amd/piasso/fch: use common pm_set_power_failure_state functionality
Felix Held
2021-04-14
1
-0
/
+2
*
soc/amd: Make espi_configure_decodes private
Raul E Rangel
2021-04-05
1
-3
/
+1
*
soc/amd: add DISABLE_KEYBOARD_RESET_PIN option
Felix Held
2021-03-29
1
-0
/
+4
*
soc/amd/common: Introduce I2C driver common to all AMD SoCs
Karthikeyan Ramasubramanian
2021-03-22
1
-1
/
+22
*
soc/amd/picasso: rename PICASSO_CONSOLE_UART to AMD_SOC_CONSOLE_UART
Felix Held
2020-12-11
1
-1
/
+1
*
soc/amd/picasso: split southbridge into bootblock and ramstage code
Felix Held
2020-12-09
1
-0
/
+59