summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/r8a779g0-cpg-mssr.c
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: r8a779g0: Add VIN clocksNiklas Söderlund2023-03-061-0/+16
* clk: renesas: r8a779g0: Add ISPCS clocksNiklas Söderlund2023-03-061-0/+2
* clk: renesas: r8a779g0: Add CSI-2 clocksNiklas Söderlund2023-03-061-0/+3
* clk: renesas: r8a779g0: Add thermal clockGeert Uytterhoeven2023-03-061-0/+1
* clk: renesas: r8a779g0: Add Audio clocksKuninori Morimoto2023-03-061-0/+2
* clk: renesas: r8a779g0: Add CAN-FD clocksGeert Uytterhoeven2023-01-261-0/+2
* clk: renesas: r8a779g0: Tidy up DMAC name on SYS-DMACKuninori Morimoto2023-01-261-2/+2
* clk: renesas: r8a779g0: Add custom clock for PLL2Geert Uytterhoeven2023-01-241-7/+7
* clk: renesas: r8a779g0: Add display related clocksTomi Valkeinen2022-12-261-0/+9
* clk: renesas: r8a779g0: Fix OSC predividersGeert Uytterhoeven2022-12-261-4/+4
* clk: renesas: r8a779g0: Add Z0 clock supportGeert Uytterhoeven2022-11-151-0/+1
* clk: renesas: r8a779g0: Add CMT clocksWolfram Sang2022-11-081-0/+4
* clk: renesas: r8a779g0: Add TMU and SASYNCRT clocksWolfram Sang2022-11-081-0/+6
* clk: renesas: r8a779g0: Add RPC-IF clockGeert Uytterhoeven2022-10-261-1/+2
* clk: renesas: r8a779g0: Add SDHI clocksGeert Uytterhoeven2022-10-261-1/+3
* clk: renesas: r8a779g0: Add TPU clockGeert Uytterhoeven2022-10-261-0/+1
* clk: renesas: r8a779g0: Add PWM clockGeert Uytterhoeven2022-10-261-0/+1
* clk: renesas: r8a779g0: Add SCIF clocksGeert Uytterhoeven2022-10-261-0/+4
* Merge tag 'renesas-clk-fixes-for-v6.1-tag1'Geert Uytterhoeven2022-10-261-4/+9
|\
| * clk: renesas: r8a779g0: Fix HSCIF parent clocksGeert Uytterhoeven2022-10-261-4/+4
| * clk: renesas: r8a779g0: Add SASYNCPER clocksGeert Uytterhoeven2022-10-181-0/+5
* | clk: renesas: r8a779g0: Add INTC-EX clockGeert Uytterhoeven2022-10-171-0/+1
* | clk: renesas: r8a779g0: Add MSIOF clocksGeert Uytterhoeven2022-10-171-0/+6
* | clk: renesas: r8a779g0: Add SYS-DMAC clocksGeert Uytterhoeven2022-10-171-0/+2
|/
* clk: renesas: r8a779g0: Add EtherAVB clocksGeert Uytterhoeven2022-09-181-0/+3
* clk: renesas: r8a779g0: Add PFC/GPIO clocksGeert Uytterhoeven2022-09-181-0/+4
* clk: renesas: r8a779g0: Add I2C clocksGeert Uytterhoeven2022-09-181-0/+6
* clk: renesas: r8a779g0: Add watchdog clockGeert Uytterhoeven2022-09-181-0/+1
* clk: renesas: cpg-mssr: Add support for R-Car V4HYoshihiro Shimoda2022-04-291-0/+218